전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  
Preview PDF HTML
Datasheet with Chat AI
Datasheet Images
Datasheet Details
Part No.GD25LQ80C
MfrGIGADEVICE
Size1Mb
Pages68 pages
Description1.8V Uniform Sector Dual and Quad Serial Flash
Datasheet SummaryAI
1. Overall Purpose:

️· The document describes the GD25LQ80C Serial Flash memory, outlining its features, operation, and status register details.

2. Key Features & Modes:

️· Quad Mode: Enables Quad I/O operation for faster data transfers (controlled by the QE bit in the Status Register).
️· Block Protection: Allows protection of memory areas from Program and Erase commands (BP4-BP0 bits).
️· Status Register Protection (SRP1, SRP0): Controls how the Status Register itself can be written to. Options include:
- Software Protection (default)
- Hardware Protection (requires WP# to be low)
- Hardware Unprotected (requires WP# to be high)
- Power Supply Lock-Down (requires power cycle to reset)
- One-Time Programmable (permanent protection - special order)
️· Security Registers: Controlled by LB3, LB2, LB1 bits (OTP). Default state unlocks security registers. Setting these bits to 1 makes the registers read-only permanently.
GD25LQ80C Datasheet with Chat AI
  • AIauthorized
    Hello, Please ask a question about GD25LQ80C Datasheet.
    Example questions: ➤ Explain how the combination of the cmp bit and the bp4-bp0 bits affects memory protection, according to the provided text.➤ What happens when the wip bit in the status register is set to 1?➤ What is the purpose of the qe bit, and what is recommended to avoid potential issues when using it?
    • Datasheet Details
    Part No.GD25LQ80C
    ManufacturerGIGADEVICE
    Size1Mb
    Pages68 pages
    Description1.8V Uniform Sector Dual and Quad Serial Flash
    Datasheet Summary AI Expand summary
    1. Overall Purpose:

    ️· The document describes the GD25LQ80C Serial Flash memory, outlining its features, operation, and status register details.

    2. Key Features & Modes:

    ️· Quad Mode: Enables Quad I/O operation for faster data transfers (controlled by the QE bit in the Status Register).
    ️· Block Protection: Allows protection of memory areas from Program and Erase commands (BP4-BP0 bits).
    ️· Status Register Protection (SRP1, SRP0): Controls how the Status Register itself can be written to. Options include:
    - Software Protection (default)
    - Hardware Protection (requires WP# to be low)
    - Hardware Unprotected (requires WP# to be high)
    - Power Supply Lock-Down (requires power cycle to reset)
    - One-Time Programmable (permanent protection - special order)
    ️· Security Registers: Controlled by LB3, LB2, LB1 bits (OTP). Default state unlocks security registers. Setting these bits to 1 makes the registers read-only permanently.