 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
UDA1384 데이터시트(PDF) 7 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
UDA1384 데이터시트(HTML) 7 Page - NXP Semiconductors |
|
|
7 / 55 page  9397 750 14366 © Koninklijke Philips Electronics N.V. 2005. All rights reserved. Product data sheet Rev. 02 — 17 January 2005 7 of 55 Philips Semiconductors UDA1384 Multichannel audio coder-decoder 8. Functional description 8.1 System clock The UDA1384 operates in slave mode only; this means that in all applications the system must provide either the system clock (the bit clock for the voice ADC) or the word clock. The audio ADC part, the voice ADC part and the DAC part can operate at different sampling frequencies (DAC-WS and ADC-WS modes) as well as a common frequency (SYSCLK, WSDA and DSD modes). The voice ADC part supports a sampling frequency up to 50 kHz and the audio ADC supports a sampling frequency up to 100 kHz. The DAC sampling frequency range is extended up to 200 kHz with the range above 100 kHz being supported through 192 kHz sampling mode, which halves the oversampling ratio of SYSCLK and internal clocks. The mode of operation of the audio and voice channels can be set via the L3-bus or I2C-bus microcontroller interface and are summarized in Table 5 and Table 6. When applied, the system clock must be locked in frequency to the corresponding digital interface clocks. The voice ADC part can either receive or generate the WSV signal as shown in Table 6. DIS digital Schmitt-triggered input DO digital output DS digital supply IIC input and open-drain output for I2C-bus Table 4: Pin types …continued Type Description Table 5: Audio ADC and DAC operating clock mode Mode Audio ADC Audio DAC Clock Frequency Clock Frequency SYSCLK SYSCLK 256fs, 384fs, 512fs or 768fs SYSCLK 256fs, 384fs, 512fs or 768fs SYSCLK 128fs, 192fs, 256fs or 384fs; 192 kHz sampling mode DAC-WS SYSCLK 256fs, 384fs, 512fs or 768fs WSDA 1fs ADC-WS WSAD 1fs SYSCLK 256fs, 384fs, 512fs or 768fs SYSCLK 128fs, 192fs, 256fs or 384fs; 192 kHz sampling mode WSDA WSDA 1fs WSDA 1fs DSD SYSCLK 44.1 kHz × 512 SYSCLK 44.1 kHz × 512 Table 6: Voice ADC operating clock mode Mode Voice ADC Bit clock frequency (BCKV) Word select (WSV) WSV-in input: 32fs, 64fs, 128fs or 256fs input WSV-out input: 32fs, 64fs, 128fs or 256fs output |
유사한 부품 번호 - UDA1384 |
|
유사한 설명 - UDA1384 |
|
|
링크 URL |
| 개인정보취급방침 |
| ALLDATASHEET.CO.KR |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
