| 전자부품 데이터시트 검색엔진 |
|
STR720 데이터시트(PDF) 241 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR720 데이터시트(HTML) 241 Page - STMicroelectronics |
|
241 / 401 page ![]() STR720 - CONTROLLER AREA NETWORK (CAN) 241/401 18.7.2.1 Data Transfer from/to Message RAM When the CPU initiates a data transfer between the IFn Registers and Message RAM, the Message Handler sets the Busy bit in the respective Command Request Register (CAN_IFn_CRR). After the transfer has completed, the Busy bit is again cleared (see Figure 33). The respective Command Mask Register specifies whether a complete Message Object or only parts of it will be transferred. Due to the structure of the Message RAM, it is not possible to write single bits/bytes of one Message Object. It is always necessary to write a complete Message Object into the Message RAM. Therefore, the data transfer from the IFn Registers to the Message RAM requires a read-modify-write cycle. First, those parts of the Message Object that are not to be changed are read from the Message RAM and then the complete contents of the Message Buffer Registers are written into the Message Object. Figure 33. Data transfer between IFn Registers and Message RAM START WR/RD = 1 Busy = 0 Busy = 1 Read Message Object to IFn Write IFn to Message RAM Read Message Object to IFn No Yes CAN_WAIT_B = 0 CAN_WAIT_B = 1 Write Command Request Register No Yes 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |