전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STR720 데이터시트(PDF) 257 Page - STMicroelectronics

부품명 STR720
상세설명  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR720 데이터시트(HTML) 257 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 253Page - STMicroelectronics STR720 Datasheet HTML 254Page - STMicroelectronics STR720 Datasheet HTML 255Page - STMicroelectronics STR720 Datasheet HTML 256Page - STMicroelectronics STR720 Datasheet HTML 257Page - STMicroelectronics STR720 Datasheet HTML 258Page - STMicroelectronics STR720 Datasheet HTML 259Page - STMicroelectronics STR720 Datasheet HTML 260Page - STMicroelectronics STR720 Datasheet HTML 261Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 257 / 401 page
background image
STR720 - CONTROLLER AREA NETWORK (CAN)
257/401
18.7.10.5 Configuring the CAN Protocol Controller
In most CAN implementations and also in the CAN Peripheral, the bit timing configuration is
programmed in two register bytes. The sum of Prop_Seg and Phase_Seg1 (as TSEG1) is
combined with Phase_Seg2 (as TSEG2) in one byte, SJW and BRP are combined in the
other byte (see Figure 39 on page 257).
In these bit timing registers, the four components TSEG1, TSEG2, SJW, and BRP have to be
programmed to a numerical value that is one less than its functional value. Therefore, instead
of values in the range of [1..n], values in the range of [0..n-1] are programmed. That way, e.g.
SJW (functional range of [1..4]) is represented by only two bits.
Therefore the length of the bit time is (programmed values) [TSEG1 + TSEG2 + 3] tq or
(functional values) [Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] tq.
The data in the bit timing registers is the configuration input of the CAN protocol controller.
The Baud Rate Prescaler (configured by BRP) defines the length of the time quantum, the
basic time unit of the bit time; the Bit Timing Logic (configured by TSEG1, TSEG2, and SJW)
defines the number of time quanta in the bit time.
The processing of the bit time, the calculation of the position of the Sample Point, and
occasional synchronizations are controlled by the BTL state machine, which is evaluated once
Figure 39. Structure of the CAN Core’s CAN Protocol Controller
Sample_Point
Bit_to_send
Sync_Mode
Bus_Off
Scaled_Clock (tq)
System Clock
Receive_Data
Transmit_Data
Control
Received_Message
Send_Message
Status
Bit
Timing
Logic
Baudrate_
Prescaler
Sampled_Bit
Configuration (TSEG1, TSEG2, SJW)
Configuration (BRP)
Shift-Register
Received_Data_Bit
Next_Data_Bit
Control
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com