 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STR720 데이터시트(PDF) 308 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR720 데이터시트(HTML) 308 Page - STMicroelectronics |
|
|
308 / 401 page  STR720 - WATCHDOG TIMER (WDG) 308/401 WDT Key Register (WDTKR) Address Offset: 18h Reset value: 0000h Bit 15:0 = K[15:0]: Key Value. When Watchdog Mode is enabled, writing in this register the two consecutive values (A55Ah, 5AA5h) the Counter is initialized to TV[15:0] value and the Prescaler value in WTDPR register take effect. Any number of instructions can be executed between the two writes. If Watchdog Mode is disabled (WE = 0) a writing in this register has no effect. The reading value of this register is 0000h. 20.4.1 Register Map A summary of the WDG registers is given in the following table. Refer to Table 20 on page 49 for the base address. 15 14 13 12 11 10 9 8 765432 1 0 K15 K14 K13 K12 K11 K10 K9 K8 K7 K6 K5 K4 K3 K2 K1 K0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw Table 68. Watchdog Timer Peripheral Register Map Addr. Offset Register Name 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 WDTCR reserved EE SC WE 4 WDTPR reserved PR(7:0) 8 WDTVR TV(15:0) C WDTCNT CNT(15:0) 10 WDTSR reserved EC 14 WDTMR reserved MEC 18 WDTKR K[15:0] 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
