 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STR720 데이터시트(PDF) 355 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR720 데이터시트(HTML) 355 Page - STMicroelectronics |
|
|
355 / 401 page  STR720 - MISCELLANEA REGISTERS (GCR - CGC - AHB_ERR) 355/401 CGC Peripheral Under Reset register 1 (CGC-PUR1) Address: 0xF000_2C04 Reset value: 0x0023 This register configures the reset line status for each of the controlled AHB/S-APB peripherals. Each peripheral can be used only when its corresponding reset line is not active. Bits 15:12, 9:8, 4 = Reserved. These bits must be always written to 0. Bits 11:10, 7:5, 3:0 = PxUR: Peripheral x Under Reset 0: Peripheral x is under reset. 1: Peripheral x is operating normally. The following table lists the correspondence between each controllable peripheral and the CGC-PUR1 register bits along with their reset value. 15 14 13 12 11 10 9 8 765432 1 0 Reserved P11UR P10UR Reserved P7UR P6UR P5UR REs. P3UR P2UR P1UR P0UR - rw rw - rw rw rw - rw rw rw rw Table 75. CGC-PUR1 bit assignment CGC-PUR1 Bit Affected peripheral Reset status P0UR EMI Operative P1UR DRAMC Operative P2UR DMAC Under reset P3UR ATAPI Under reset P5UR EIC Operative P6UR GPIO-P3 Under reset P7UR GPIO-P4 Under reset P10UR WIU Under reset P11UR RTC Under reset |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
