STR720 datasheet(381/401 Pages) STMICROELECTRONICS

381 / 401 page

STR720 - ELECTRICAL CHARACTERISTICS

381/401

28.7.2

CLK pad characteristics (External Clock Source)

These pads are used to provide clock signal to STR720 system from an external clock source.

Since their electrical characteristics are different from normal I/O pads they are hereafter

reported in a specific table.

VDD(all) = 1.80 V ± 10%, VDD3(all) = 3.30 V ± 10%, TA = -40 / +85 °C unless otherwise specified.

Data based on design guidelines and validation, not tested in production.

Table 94. DC CLK pad characteristics

Symbol

Parameter

Test Conditions(1)

Value

Unit

Min

Typ

Max

VDD3P

Supply Voltage for CLK input

buffer.

3.14

3.30

3.47

VREF

Reference Voltage for CLK

input signal (2)

VREF =(VDD3P -1)*0.9

± 60 mV

1.87

2.1

2.28

VREF_R

Recommended reference Volt-

age for CLK input signal

1.6

2.0

VIHP

(CLK)

Main CLK Clock (CLK) Input

high level (2)

See Figure 75

VREF + 0.2

VILP

(CLK)

Main CLK Clock (CLK) Input

low level (2)

See Figure 75

VREF - 0.2

Table 95. AC CLK pad characteristics

Symbol

Parameter

Conditions

Value

Unit

Min

Typ

Max

tw(HP)

tw(LP)

Main CLK Clock (CLK) high or

low time (2)

See Figure 75

14.29

tr(P)

tf(P)

Main CLK Clock (CLK) rise or

fall time (2)

See Figure 75

CLK Input leakage current

VSS ≤ VIN ≤ VDD3P

±1

µA

IDD3P_R

VDD3P RUN/IDLE mode cur-

rent

-2.75-

IDD3P_S

VDD3P SLOW/STOP mode

current

STR720 데이터시트(PDF) 381 Page - STMicroelectronics

STR720 데이터시트(HTML) 381 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL