전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AM652X 데이터시트(PDF) 160 Page - Texas Instruments

부품명 AM652X
상세설명  Processors Silicon Revision 1.0
PDF  277 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

AM652X 데이터시트(HTML) 160 Page - Texas Instruments

Back Button AM652X Datasheet HTML 156Page - Texas Instruments AM652X Datasheet HTML 157Page - Texas Instruments AM652X Datasheet HTML 158Page - Texas Instruments AM652X Datasheet HTML 159Page - Texas Instruments AM652X Datasheet HTML 160Page - Texas Instruments AM652X Datasheet HTML 161Page - Texas Instruments AM652X Datasheet HTML 162Page - Texas Instruments AM652X Datasheet HTML 163Page - Texas Instruments AM652X Datasheet HTML 164Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 160 / 277 page
background image
VIN0_PCLK
(Negative-edge clocking)
VIN_DATA[15:0]
CAL_CCDC_TIMINGS_02
V4
V5
VIN0_PCLK
(Positive-edge clocking)
CAL_CCDC_TIMINGS_01
VIN0_PCLK
V2
V1
V3
160
AM6548, AM6528, AM6546
AM6526, AM6527
SPRSP08I – NOVEMBER 2017 – REVISED DECEMBER 2019
www.ti.com
Submit Documentation Feedback
Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527
Specifications
Copyright © 2017–2019, Texas Instruments Incorporated
5.9.5
Peripherals
5.9.5.1
VIN
Table 5-31, Figure 5-26, and Figure 5-27 present timing requirements for LVDSRX interface.
Table 5-31. Timing Requirements for LVDSRX (1)
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
V1
tc(PCLK)
Cycle time, VIN0_PCLK
5.76(1)
ns
V2
tw(PCLKH)
Pulse duration, VIN0_PCLK high
0.45 × P (2)
ns
V3
tw(PCLKL)
Pulse duration, VIN0_PCLK low
0.45 × P (2)
ns
V4
tsu(PCLK-CTL/DATA)
Input setup time, control (VIN0_HD, VIN0_VD) and data
(VIN0_DATA[15:0]) valid to VIN0_PCLK transition
2.38
ns
V5
th(CTL/DAT-PCLK)
Input hold time, control (VIN0_HD, VIN0_VD) valid to VIN0_PCLK
transition
-0.05
ns
(1) For maximum frequency of 165 MHz
(2) P = VIN0_PCLK period
Figure 5-26. LVDSRX Input Clock Signal
Figure 5-27. LVDSRX Input Timings
5.9.5.2
CPSW2G
For more details about features and additional description information on the device Gigabit Ethernet
MAC, see the corresponding sections within Section 4.3, Signal Descriptions and Section 6, Detailed
Description.
5.9.5.2.1 CPSW2G MDIO Interface Timings
Table 5-32, Table 5-33, and Figure 5-28 present timing requirements for MDIO.
Table 5-32. Timing Requirements for MDIO Input
NO.
PARAMETER
MIN
MAX
UNIT
MDIO1
tsu(MDIO_MDC)
Setup time, MDIO_DATA valid before MDIO_CLK high
90
ns
MDIO2
th(MDIO_MDC)
Hold time, MDIO_DATA valid after MDIO_CLK high
0
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com