XRT7250 datasheet(310/463 Pages) EXAR

310 / 463 page

áç

XRT7250

DS3/E3 FRAMER IC

REV. 1.1.1

291

When the Receive E3 Framer block detects the FAS

pattern, it will then transition over to the FAS Pattern

Verification state, per Figure 137.

The FAS Pattern Verification State

Once the Receive E3 Framer block has detected an

“1111010000” pattern, it must verify that this pattern

is indeed the FAS pattern and not some other set of

bits, within the E3 frame, mimicking the FAS Pattern.

FIGURE 136. THE STATE MACHINE DIAGRAM FOR THE RECEIVE E3 FRAMER E3 FRAME ACQUISITION/MAINTENANCE

ALGORITHM

FAS

Pattern

FAS

Pattern

Verification

In Frame

OOF

Condition

LOF

Condition

FAS pattern is

detected once

FAS Pattern is

verified once

FAS Pattern is

not detected

4 consecutive

In-valid Frames

3 consecutive

Valid Frames

8 or 24 framing periods

of operating in the

OOF condition

(user-selectable)

Frame Maintenance

Mode

FIGURE 137. ILLUSTRATION OF THE E3, ITU-T G.751 FRAMING FORMAT

Frame

Alignment

Signal

Data

BIP-4

if Selected

384 385

768

769

1152 1153

1532

1536

Framing Alignment Signal Pattern = 1111010000

XRT7250 데이터시트(PDF) 310 Page - Exar Corporation

XRT7250 데이터시트(HTML) 310 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL