전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32H747AI 데이터시트(PDF) 163 Page - STMicroelectronics

부품명 STM32H747AI
상세설명  Dual 32-bit Arm® Cortex®-M7 up to 480MHz and -M4 MCUs, up to 2MB Flash, 1MB RAM, 46 com. and analog interfaces, SMPS, DSI
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H747AI 데이터시트(HTML) 163 Page - STMicroelectronics

Back Button STM32H747AI Datasheet HTML 159Page - STMicroelectronics STM32H747AI Datasheet HTML 160Page - STMicroelectronics STM32H747AI Datasheet HTML 161Page - STMicroelectronics STM32H747AI Datasheet HTML 162Page - STMicroelectronics STM32H747AI Datasheet HTML 163Page - STMicroelectronics STM32H747AI Datasheet HTML 164Page - STMicroelectronics STM32H747AI Datasheet HTML 165Page - STMicroelectronics STM32H747AI Datasheet HTML 166Page - STMicroelectronics STM32H747AI Datasheet HTML 167Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 163 / 252 page
background image
DS12930 Rev 1
153/242
STM32H747xI/G
Electrical characteristics
221
6.3.19
NRST pin characteristics
The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up
resistor, RPU (see Table 71: I/O static characteristics).
Unless otherwise specified, the parameters given in Table 76 are derived from tests
performed under the ambient temperature and VDD supply voltage conditions summarized
in Table 22: General operating conditions.
Figure 28. Recommended NRST pin protection
1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in
Table 71. Otherwise the reset is not taken into account by the device.
6.3.20
FMC characteristics
Unless otherwise specified, the parameters given in Table 77 to Table 90 for the FMC
interface are derived from tests performed under the ambient temperature, fHCLK frequency
and VDD supply voltage conditions summarized in Table 22: General operating conditions,
with the following configuration:
Output speed is set to OSPEEDRy[1:0] = 11
Measurement points are done at CMOS levels: 0.5VDD
IO Compensation cell activated.
HSLV activated when VDD ≤ 2.7 V
VOS level set to VOS1.
Table 76. NRST pin characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
RPU(2)
Weak pull-up equivalent
resistor(1)
1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution
to the series resistance must be minimum
(~10% order)
.
VIN = VSS
30
40
50
VF(NRST)(2)
2. Guaranteed by design.
NRST Input filtered pulse
1.71 V < VDD < 3.6 V
-
-
50
ns
VNF(NRST)(2) NRST Input not filtered pulse
1.71 V < VDD < 3.6 V
300
-
-
1.62 V < VDD < 3.6 V
1000
-
-
ai14132d
STM32
RPU
NRST(2)
VDD
Filter
Internal Reset
0.1 μF
External
reset circuit (1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com