 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STM32H747AI 데이터시트(PDF) 195 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32H747AI 데이터시트(HTML) 195 Page - STMicroelectronics |
|
|
195 / 252 page  DS12930 Rev 1 185/242 STM32H747xI/G Electrical characteristics 221 General PCB design guidelines Power supply decoupling should be performed as shown in Figure 46 or Figure 47, depending on whether VREF+ is connected to VDDA or not. The 100 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip. Figure 46. Power supply and reference decoupling (VREF+ not connected to VDDA) 1. VREF+ input is available on all package whereas the VREF– s available only on UFBGA176+25 and TFBGA240+25. When VREF- is not available, it is internally connected to VDDA and VSSA. Figure 47. Power supply and reference decoupling (VREF+ connected to VDDA) 1. VREF+ input is available on all package whereas the VREF– s available only on UFBGA176+25 and TFBGA240+25. When VREF- is not available, it is internally connected to VDDA and VSSA. MSv50648V1 1 μF // 100 nF 1 μF // 100 nF STM32 VREF+ (1) VSSA/VREF+ (1) VDDA MSv50649V1 1 μF // 100 nF STM32 VREF+/VDDA (1) VREF-/VSSA (1) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
