전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AM652X 데이터시트(PDF) 226 Page - Texas Instruments

부품명 AM652X
상세설명  AM654x, AM652x Sitara??Processors Silicon Revision 2.1
PDF  282 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

AM652X 데이터시트(HTML) 226 Page - Texas Instruments

Back Button AM652X Datasheet HTML 222Page - Texas Instruments AM652X Datasheet HTML 223Page - Texas Instruments AM652X Datasheet HTML 224Page - Texas Instruments AM652X Datasheet HTML 225Page - Texas Instruments AM652X Datasheet HTML 226Page - Texas Instruments AM652X Datasheet HTML 227Page - Texas Instruments AM652X Datasheet HTML 228Page - Texas Instruments AM652X Datasheet HTML 229Page - Texas Instruments AM652X Datasheet HTML 230Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 226 / 282 page
background image
OSPI_CLK
OSPI_D[i:0]
OSPI_TIMING_01
OSPI_CSn
O6
O6
O4
O3
O2
O1
O5
Figure 7-90. OSPI Switching Characteristics - DDR
For more information, see section Octal Serial Peripheral Interface (OSPI) in the device TRM.
7.9.5.19 OLDI
7.9.5.19.1 OLDI Switching Characteristics
NO.
PARAME
TER
DESCRIPTION(1)
MIN
TYP
MAX
UNIT
OLDI1
tt(LHTT)
Low-to-high transition time of LVDS differential signals:
OLDI0_CLKP/N, OLDI0_AxP/N, x = [3:0], with BOOSTA_EN = 0
(Fast rise/fall disabled)
0.5
ns
Low-to-high transition time of LVDS differential signals:
OLDI0_CLKP/N, OLDI0_AxP/N, x = [3:0], with BOOSTA_EN = 1
(Fast rise/fall enabled)
0.25
ns
OLDI2
tt(HLTT)
High-to-low transition time of LVDS differential signals:
OLDI0_CLKP/N, OLDI0_AxP/N, x = [3:0], with BOOSTA_EN = 0
(Fast rise/fall disabled)
0.5
ns
High-to-low transition time of LVDS differential signals:
OLDI0_CLKP/N, OLDI0_AxP/N, x = [3:0], with BOOSTA_EN = 1
(Fast rise/fall enabled)
0.25
ns
OLDI3
tc(CLK)
Output pixel clock period (OLDI0_CLKP/N)
6.06
110.01
ns
OLDI4
tw(BIT)
Output bit width (OLDI0_AxP/N, x = [3:0])
1
UI(2)
OLDI5
t(TPPx,
x=[6:0])
Output pulse positions normalized for each bit (OLDI0_AxP/N, x =
[3:0])
7-1
UI(2)
OLDI6
Δt(TPP)
Variation of pulse positions for each bit from their normalized center
(OLDI0_AxP/N, x = [3:0])
0.1
UI(2)
OLDI7
tsk(TCCS)
Output channel to channel skew (OLDI0_CLKP/N, OLDI0_AxP/N, x
= [3:0])
50
ps
OLDI8
tj(TJCC)
Output jitter cycle-to-cycle (OLDI0_CLKP/N, OLDI0_AxP/N, x = [3:0])
0.04
UI(2)
OLDI9
tj(IJIT)
Total jitter tolerance (Includes data to clock skew, pulse position
variation from normalized edges (OLDI0_AxP/N, x = [3:0])
0.25
UI(2)
(1)
Measured based on 20% - 80% transitions and PCB trace of ~2in with 100 Ω termination on differential lines.
(2)
UI = tc(CLK) / 7
AM6548, AM6528, AM6526
SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021
www.ti.com
226
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: AM6548 AM6528 AM6526



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com