 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PCIMX6DP5AVT2AB 데이터시트(PDF) 119 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCIMX6DP5AVT2AB 데이터시트(HTML) 119 Page - NXP Semiconductors |
|
|
119 / 160 page  Electrical Characteristics i.MX 6DualPlus/6QuadPlus Applications Processors Industrial Products, Rev. 3, 11/2018 NXP Semiconductors 119 Figure 84. SPDIF_SR_CLK Timing Diagram Figure 85. SPDIF_ST_CLK Timing Diagram 4.12.19 SSI Timing Parameters This section describes the timing parameters of the SSI module. The connectivity of the serial synchronous interfaces are summarized in Table 72. NOTE The terms WL and BL used in the timing diagrams and tables refer to Word Length (WL) and Bit Length (BL). Table 72. AUDMUX Port Allocation Port Signal Nomenclature Type and Access AUDMUX port 1 SSI 1 Internal AUDMUX port 2 SSI 2 Internal AUDMUX port 3 AUD3 External – AUD3 I/O AUDMUX port 4 AUD4 External – EIM or CSPI1 I/O through IOMUXC AUDMUX port 5 AUD5 External – EIM or SD1 I/O through IOMUXC AUDMUX port 6 AUD6 External – EIM or DISP2 through IOMUXC AUDMUX port 7 SSI 3 Internal SPDIF_SR_CLK (Output) VM VM srckp srckph srckpl SPDIF_ST_CLK (Input) VM VM stclkp stclkph stclkpl |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
