| 전자부품 데이터시트 검색엔진 |
|
DVR 데이터시트(PDF) 184 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
DVR 데이터시트(HTML) 184 Page - Microchip Technology |
|
184 / 416 page ![]() PIC24FJ256GA705 FAMILY DS30010118D-page 184 2016-2018 Microchip Technology Inc. 16.1 Time Base Generator The Timer Clock Generator (TCG) generates a clock for the module’s internal time base using one of the clock signals already available on the microcontroller. This is used as the time reference for the module in its three major modes. The internal time base is shown in Figure 16-2. There are eight inputs available to the clock generator, which are selected using the CLKSEL<2:0> bits (CCPxCON1L<10:8>). Available sources include the FRC and LPRC, the Secondary Oscillator and the TCLKI external clock inputs. The system clock is the default source (CLKSEL<2:0> = 000). On PIC24FJ256GA705 family devices, clock sources to the MCCPx module must be synchronized with the system clock. As a result, when clock sources are selected, clock input timing restrictions or module operating restrictions may exist. FIGURE 16-2: TIMER CLOCK GENERATOR CLKSEL<2:0> TMRPS<1:0> Prescaler Clock Synchronizer TMRSYNC Gate(1) SSDG Clock Sources To Rest of Module Note 1: Gating available in Timer modes only. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |