전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

STM32H757II 데이터시트(PDF) 215 Page - STMicroelectronics

부품명 STM32H757II
상세설명  Dual 32-bit Arm® Cortex®-M7 up to 480MHz and -M4 MCUs, 2MB Flash, 1MB RAM, 46 com. and analog interfaces, SMPS, DSI, crypto
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H757II 데이터시트(HTML) 215 Page - STMicroelectronics

Back Button STM32H757II Datasheet HTML 211Page - STMicroelectronics STM32H757II Datasheet HTML 212Page - STMicroelectronics STM32H757II Datasheet HTML 213Page - STMicroelectronics STM32H757II Datasheet HTML 214Page - STMicroelectronics STM32H757II Datasheet HTML 215Page - STMicroelectronics STM32H757II Datasheet HTML 216Page - STMicroelectronics STM32H757II Datasheet HTML 217Page - STMicroelectronics STM32H757II Datasheet HTML 218Page - STMicroelectronics STM32H757II Datasheet HTML 219Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 215 / 251 page
background image
DS12931 Rev 1
215/251
STM32H757xI
Electrical characteristics
230
SPI interface characteristics
Unless otherwise specified, the parameters given in Table 120 for SPI are derived from tests
performed under the ambient temperature, fPCLKx frequency and VDD supply voltage
conditions summarized in Table 23: General operating conditions, with the following
configuration:
•
Output speed is set to OSPEEDRy[1:0] = 11
•
Capacitive load CL = 30 pF
•
Measurement points are done at CMOS levels: 0.5VDD
•
IO Compensation cell activated.
•
HSLV activated when VDD ≤ 2.7 V
•
VOS level set to VOS1
Refer to Section 6.3.18: I/O port characteristics for more details on the input/output alternate
function characteristics (NSS, SCK, MOSI, MISO for SPI).
Table 120. SPI characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fSCK
SPI clock frequency
Master mode
1.62<VDD<3.6 V
SPI1, 2, 3
--
80
MHz
Master mode
2.7<VDD<3.6 V
SPI1, 2, 3
100
Master mode
1.62<VDD<3.6 V
SPI4, 5, 6
50
Slave receiver mode
1.62<VDD<3.6 V
100
Slave mode transmitter/full duplex
2.7<VDD<3.6 V
31
Slave mode transmitter/full duplex
1.62 <VDD<3.6 V
29
tsu(NSS)
NSS setup time
Slave mode
2
-
-
-
th(NSS)
NSS hold time
Slave mode
1
-
-
tw(SCKH),
tw(SCKL)
SCK high and low time
Master mode
TPCLK-2 TPCLK TPCLK+2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com