UPSD325X datasheet(118/176 Pages) STMICROELECTRONICS

부품명	UPSD325X

상세설명	Flash Programmable System Devices with 8032 Microcontroller Core and 256Kbit SRAM

PDF	176 Pages

Scroll/Zoom	100%

제조업체	STMICROELECTRONICS [STMicroelectronics]

홈페이지	http://www.st.com

Logo

118 / 176 page

µPSD325X DEVICES

118/176

Separate Space Mode. Program space is sepa-

rated from Data space. For example, Program Se-

lect Enable (PSEN) is used to access the program

code from the primary Flash memory, while READ

Strobe (RD) is used to access data from the sec-

ondary Flash memory, SRAM and I/O Port blocks.

This configuration requires the VM Register to be

set to 0Ch (see Figure 55).

Combined Space Modes. The

Program

and

Data spaces are combined into one memory

space that allows the primary Flash memory, sec-

ondary Flash memory, and SRAM to be accessed

by either Program Select Enable (PSEN) or READ

Strobe (RD). For example, to configure the prima-

ry Flash memory in Combined space, Bits b2 and

b4 of the VM Register are set to ’1’ (see Figure 56).

Figure 55. Separate Space Mode

Figure 56. Combined Space Mode

Primary

Flash

Memory

DPLD

Secondary

Flash

Memory

SRAM

RS0

CSBOOT0-3

FS0-FS7

PSEN

AI02869C

Primary

Flash

Memory

DPLD

Secondary

Flash

Memory

SRAM

RS0

CSBOOT0-3

FS0-FS7

VM REG BIT 2

PSEN

VM REG BIT 0

VM REG BIT 1

VM REG BIT 3

VM REG BIT 4

AI02870C

UPSD325X 데이터시트(PDF) 118 Page - STMicroelectronics

UPSD325X 데이터시트(HTML) 118 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL