UPSD325X datasheet(140/176 Pages) STMICROELECTRONICS

140 / 176 page

µPSD325X DEVICES

140/176

RESET TIMING AND DEVICE STATUS AT RESET

Upon Power-up, the PSD MODULE requires a Re-

set (RESET) pulse of duration tNLNH-PO after VCC

is steady. During this period, the device loads in-

ternal configurations, clears some of the registers

and sets the Flash memory into operating mode.

After the rising edge of Reset (RESET), the PSD

MODULE remains in the Reset Mode for an addi-

tional period, tOPR, before the first memory access

is allowed.

The Flash memory is reset to the READ Mode

upon Power-up. Sector Select (FS0-FS7 and

CSBOOT0-CSBOOT3) must all be Low, WRITE

Strobe (WR, CNTL0) High, during Power-on

RESET for maximum security of the data contents

and to remove the possibility of a byte being writ-

ten on the first edge of WRITE Strobe (WR). Any

Flash memory WRITE cycle initiation is prevented

automatically when VCC is below VLKO.

Warm RESET

Once the device is up and running, the PSD MOD-

ULE can be reset with a pulse of a much shorter

duration, tNLNH. The same tOPR period is needed

before the device is operational after a Warm

RESET. Figure 71 shows the timing of the Power-

up and Warm RESET.

I/O Pin, Register and PLD Status at RESET

Table 105 shows the I/O pin, register and PLD sta-

tus during Power-on RESET, Warm RESET, and

Power-down Mode. PLD outputs are always valid

during Warm RESET, and they are valid in Power-

on RESET once the internal Configuration bits are

loaded. This loading is completed typically long

before the VCC ramps up to operating level. Once

the PLD is active, the state of the outputs are de-

termined by the PLD equations.

Reset of Flash Memory Erase and Program

Cycles

A Reset (RESET) also resets the internal Flash

memory state machine. During a Flash memory

Program or Erase cycle, Reset (RESET) termi-

nates the cycle and returns the Flash memory to

the READ Mode within a period of tNLNH-A.

Figure 71. Reset (RESET) Timing

tNLNH-PO

tOPR

AI02866b

RESET

tNLNH

tNLNH-A

tOPR

VCC

CC(min)

Power-On Reset

Warm Reset

UPSD325X 데이터시트(PDF) 140 Page - STMicroelectronics

UPSD325X 데이터시트(HTML) 140 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL