AM68AX datasheet(149/251 Pages) TI

149 / 251 page

7.10.4.3 PLLs

Power is supplied to the Phase-Locked Loop circuitries (PLLs) by internal regulators that derive power from the

off-chip power-supply.

There are total of three PLLs in the device in WKUP and MCU domains:

• MCU_PLL0 (MCU R5FSS PLL) with WKUP_PLLCTRL0

• MCU_PLL1 (MCU PERIPHERAL PLL)

• MCU_PLL2 (MCU CPSW PLL)

There are total of twenty PLLs in the device in MAIN domain:

• PLL0 (MAIN PLL) with PLLCTRL0

• PLL1 (PER0 PLL)

• PLL2 (PER1 PLL)

• PLL3 (CPSW9G PLL)

• PLL4 (AUDIO0 PLL)

• PLL5 (VIDEO PLL)

• PLL6 (GPU PLL)

• PLL7 (C7x PLL)

• PLL8 (ARM0 PLL)

• PLL12 (DDR PLL)

• PLL13 (C66 PLL)

• PLL14 (R5F PLL)

• PLL15 (AUDIO1 PLL)

• PLL16 (DSS PLL0)

• PLL17 (DSS PLL1)

• PLL18 (DSS PLL2)

• PLL19 (DSS PLL3)

• PLL23 (DSS PLL7)

• PLL24 (MLB PLL)

• PLL25 (VISION PLL)

Note

For more information, see:

• Device Configuration / Clocking / PLLs section in the device TRM.

• Peripherals / Display Subsystem Overview section in the device TRM.

Note

The input reference clock (OSC1_XI/OSC1_XO) is specified and the lock time is ensured by the PLL

controller, as documented in the Device Configuration chapter in the device TRM.

7.10.4.4 Module and Peripheral Clocks Frequencies

Section 7.10.5, Peripherals section documents the maximum frequency associated with the peripheral clocks of

the device.

For more details on the clocking structure of each module, reference Device Configurations chapter in the device

TRM.

www.ti.com

AM68A

SPRSP91 – FEBRUARY 2023

Submit Document Feedback

149

Product Folder Links: AM68A

AM68AX 데이터시트(PDF) 149 Page - Texas Instruments

AM68AX 데이터시트(HTML) 149 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL