전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

STM32H7B0IB 데이터시트(PDF) 146 Page - STMicroelectronics

부품명 STM32H7B0IB
상세설명  32-bit Arm® Cortex®-M7 280 MHz MCUs, 128-Kbyte Flash memory, 1.4-Mbyte RAM, 46 com. and analog interfaces, SMPS, crypto
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H7B0IB 데이터시트(HTML) 146 Page - STMicroelectronics

Back Button STM32H7B0IB Datasheet HTML 142Page - STMicroelectronics STM32H7B0IB Datasheet HTML 143Page - STMicroelectronics STM32H7B0IB Datasheet HTML 144Page - STMicroelectronics STM32H7B0IB Datasheet HTML 145Page - STMicroelectronics STM32H7B0IB Datasheet HTML 146Page - STMicroelectronics STM32H7B0IB Datasheet HTML 147Page - STMicroelectronics STM32H7B0IB Datasheet HTML 148Page - STMicroelectronics STM32H7B0IB Datasheet HTML 149Page - STMicroelectronics STM32H7B0IB Datasheet HTML 150Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 146 / 205 page
background image
•
Data formats: 14 bits
•
Capacitive load CL=30 pF
•
Measurement points are done at CMOS levels: 0.5VDD
•
Output speed is set to OSPEEDRy[1:0] = 11
•
VOS level set to VOS0
Table 107. DCMI characteristics
Symbol
Parameter
Min(1)
Max(1)
Unit
-
Frequency ratio DCMI_PIXCLK/fHCLK
-
0.4
-
DCMI_PIXCLK
Pixel Clock input
-
80
MHz
Dpixel
Pixel Clock input duty cycle
30
70
%
tsu(DATA)
Data input setup time
2.5
-
-
th(DATA)
Data hold time
1
-
tsu(HSYNC),
tsu(VSYNC)
DCMI_HSYNC/ DCMI_VSYNC input setup time
3
-
ns
th(HSYNC),
th(VSYNC)
DCMI_HSYNC/ DCMI_VSYNC input hold time
1
-
-
1. Guaranteed by design.
Figure 52. DCMI timing diagram
DCMI_PIXCLK
tsu(VSYNC)
tsu(HSYNC)
DCMI_HSYNC
DCMI_VSYNC
DATA[0:13]
1/DCMI_PIXCLK
th(HSYNC)
th(HSYNC)
tsu(DATA) th(DATA)
6.3.32
PSSI interface characteristics
Unless otherwise specified, the parameters given in Table 108 and 109for PSSI are derived from tests performed
under the ambient temperature, fHCLK frequency and VDD supply voltage summarized in Table 20. General
operating conditions and Section 6.3.1 , with the following configuration:
•
PSSI_PDCK polarity: falling
•
PSSI_RDY and PSSI_DE polarity: low
•
Bus width : 16 lines
•
DATA width : 32 bits
•
Capacitive load C=30 pF
•
Measurement points are done at CMOS levels: 0.5VDD
•
Output speed is set to OSPEEDRy[1:0] = 11
STM32H7B0xB
Operating conditions
DS13196 - Rev 7
page 146/205



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com