 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STM32U545NET6QTR 데이터시트(PDF) 189 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32U545NET6QTR 데이터시트(HTML) 189 Page - STMicroelectronics |
|
|
189 / 283 page  DS14216 Rev 1 189/283 STM32U545xx Electrical characteristics 258 Figure 27. AC timing diagram for high-speed external clock source (digital mode) VHSEH OSC_IN input pin high-level voltage Digital mode (HSEBYP = 1, HSEEXT = 1) - 0.7 × VDD -VDD V VHSEL OSC_IN input pin low level voltage -VSS -0.3 × VDD tw(HSEH) tw(HSEL) OSC_IN high or low time Voltage scaling range 1, 2, 3 7- - ns Voltage scaling range 4 18 - - DuCyHSE OSC_IN duty cycle - 45 - 55 % VHSE_ext_ PP OSC_IN peak-to-peak amplitude Analog mode (HSEBYP = 1, HSEEXT = 0) - 0.2 - 2/3 VDD V VHSE_ext OSC_IN input range - 0 - VDD tr(HSE), tf(HSE) OSC_IN rise and fall time - 0.05 / fHSE_ext - 0.3 / fHSE_ext ns 1. Specified by design. Not tested in production. 2. Only for Analog mode. No minimum value in digital mode. Table 77. High-speed external user clock characteristics(1) (continued) Symbol Parameter Conditions Min Typ Max Unit MSv67850V3 VHSEH 70% 30% THSE t VHSEL tw(HSEH) tw(HSEL) VHSE |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
