| 전자부품 데이터시트 검색엔진 |
|
ICS1893AF 데이터시트(PDF) 120 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS1893AF 데이터시트(HTML) 120 Page - Renesas Technology Corp |
|
120 / 137 page ![]() ICS1893AF, Rev D 10/26/04 October, 2004 120 Chapter 10 DC and AC Operating Conditions ICS1893AF Data Sheet - Release Copyright © 2004, Integrated Circuit Systems, Inc. All rights reserved. 10.5.7 MII Management Interface Timing Table 10-14 lists the significant time periods for the MII Management Interface timing (which consists of timings of signals on the MDC and MDIO pins). Figure 10-8 shows the timing diagram for the time periods. † The ICS1893AF is tested at 25 MHz (a 40-ns period) with a 50-pF load. Designs must account for all board loading of MDC. Figure 10-8. MII Management Interface Timing Diagram Table 10-14. MII Management Interface Timing Time Period Parameter Conditions Min. Typ. Max. Units t1 MDC Minimum High Time – 160 – – ns t2 MDC Minimum Low Time – 160 – – ns t3 MDC Period – 400† † – ns t4 MDC Rise Time to MDIO Valid – 0 – 300 ns t5 MDIO Setup Time to MDC – 10 – – ns t6 MDIO Hold Time after MDC – 10 – – ns MDC MDIO (Output) MDC MDIO (Input) t1 t2 t3 t4 t5 t6 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |