전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32H7 데이터시트(PDF) 197 Page - STMicroelectronics

부품명 STM32H7
상세설명  32-bit Arm® Cortex®-M7 480MHz MCUs, up to 2MB flash, up to 1MB RAM, 46 com. and analog interfaces
PDF  357 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H7 데이터시트(HTML) 197 Page - STMicroelectronics

Back Button STM32H7 Datasheet HTML 193Page - STMicroelectronics STM32H7 Datasheet HTML 194Page - STMicroelectronics STM32H7 Datasheet HTML 195Page - STMicroelectronics STM32H7 Datasheet HTML 196Page - STMicroelectronics STM32H7 Datasheet HTML 197Page - STMicroelectronics STM32H7 Datasheet HTML 198Page - STMicroelectronics STM32H7 Datasheet HTML 199Page - STMicroelectronics STM32H7 Datasheet HTML 200Page - STMicroelectronics STM32H7 Datasheet HTML 201Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 197 / 357 page
background image
DS12110 Rev 10
197/357
STM32H742xI/G STM32H743xI/G
Electrical characteristics (rev Y)
320
SAI characteristics
Unless otherwise specified, the parameters given in Table 108 for SAI are derived from tests
performed under the ambient temperature, fPCLKx frequency and VDD supply voltage
conditions summarized in Table 24: General operating conditions, with the following
configuration:
•
Output speed is set to OSPEEDRy[1:0] = 10
•
Capacitive load C=30 pF
•
Measurement points are performed at CMOS levels: 0.5VDD
Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate
function characteristics (SCK,SD,WS).
Table 108. SAI characteristics(1)
Symbol
Parameter
Conditions
Min
Max
Unit
fMCK
SAI Main clock output
-
256 x 8K
256xFs
MHz
FCK
SAI clock frequency(2)
Master data: 32 bits
-
128xFs(3)
MHz
Slave data: 32 bits
-
128xFs
tv(FS)
FS valid time
Master mode
2.7≤VDD≤3.6V
-15
ns
Master mode
1.71≤VDD≤3.6V
-20
tsu(FS)
FS setup time
Slave mode
7
-
th(FS)
FS hold time
Master mode
1
-
Slave mode
1
-
tsu(SD_A_MR)
Data input setup time
Master receiver
0.5
-
tsu(SD_B_SR)
Slave receiver
1
-
th(SD_A_MR)
Data input hold time
Master receiver
3.5
-
th(SD_B_SR)
Slave receiver
2
-
tv(SD_B_ST)
Data output valid time
Slave transmitter (after enable edge)
2.7≤VDD≤3.6V
-17
ns
Slave transmitter (after enable edge)
1.62≤VDD≤3.6V
-20
th(SD_B_ST)
Data output hold time
Slave transmitter (after enable edge)
7
-
tv(SD_A_MT)
Data output valid time
Master transmitter (after enable edge)
2.7≤VDD≤3.6V
-17
Master transmitter (after enable edge)
1.62≤VDD≤3.6V
-20
th(SD_A_MT)
Data output hold time
Master transmitter (after enable edge)
7.55
-
1. Guaranteed by characterization results.
2. APB clock frequency must be at least twice SAI clock frequency.
3. With FS=192 kHz.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com