 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ADE7169ASTF16 데이터시트(PDF) 113 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADE7169ASTF16 데이터시트(HTML) 113 Page - Analog Devices |
|
|
113 / 140 page  Preliminary Technical Data ADE7169F16 Rev. PrD | Page 113 of 140 Table 109. Seconds Counter SFR (SEC, 0xA3) Bit Location Bit Mnemonic Default Value Description This counter updates every second, referenced from the calibrated 32kHz clock. It overflows from 59 to 00, incrementing the minutes counter, MIN. 7-0 SEC 0 Note: This register is retained during a watchdog reset or an external reset. It is reset after a power on reset (POR). Table 110. Minutes Counter SFR (MIN, 0xA4) Bit Location Bit Mnemonic Default Value Description This counter updates every minute, referenced from the calibrated 32kHz clock. It overflows from 59 to 00, incrementing the hours counter, HOUR. 7-0 MIN 0 Note: This register is retained during a watchdog reset or an external reset. It is reset after a power on reset (POR). Table 111. Hours Counter SFR (HOUR, 0xA5) Bit Location Bit Mnemonic Default Value Description This counter updates every hour, referenced from the calibrated 32kHz clock. If the TFH bit in the RTC Configuration SFR (TIMECON, 0xA1) is set, the HOUR SFR overflows from 23 to 00, setting the MIDNIGHT bit and creating a pending RTC interrupt. If the TFH bit in the RTC Configuration SFR (TIMECON, 0xA1) is clear, the HOUR SFR overflows from 255 to 00, setting the MIDNIGHT bit and creating a pending RTC interrupt. 7-0 HOUR 0 Note: This register is retained during a watchdog reset or an external reset. It is reset after a power on reset (POR). Table 112. Alarm Interval SFR (INTVAL, 0xA6) Bit Location Bit Mnemonic Default Value Description 7-0 INTVAL 0 The interval timer counts according to the timebase established in the ITS[1:0] bits of the RTC Configuration SFR (TIMECON, 0xA1). Once the number of counts is equal to INTVAL, the ALARM flag is set and a pending RTC interrupt is created. Note that the interval counter is 8-bits so it could count up to 255 seconds, for example. Table 113. RTC Nominal Compensation SFR (RTCCOMP, 0xF6) Bit Location Bit Mnemonic Default Value Description The RTCCOMP SFR holds the nominal RTC compensation value at 25 °C. 7-0 RTCCOMP 0 Note: This register is retained during a watchdog reset or an external reset. It is reset after a power on reset (POR). Table 114. RTC Temperature Compensation SFR (TEMPCAL, 0xF7) Bit Location Bit Mnemonic Default Value Description 7-0 TEMPCAL 0 The TEMPCAL SFR is adjusted based on the temerature read in the TEMPADC to calibrate the RTC over temperature. This allows the external crystal shift to be compensated over temperature. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
