전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS5535 데이터시트(PDF) 359 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 CS5535
상세설명  Geode??CS5535 I/O Companion Multi-Function South Bridge
PDF  555 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5535 데이터시트(HTML) 359 Page - National Semiconductor (TI)

Back Button CS5535 Datasheet HTML 355Page - National Semiconductor (TI) CS5535 Datasheet HTML 356Page - National Semiconductor (TI) CS5535 Datasheet HTML 357Page - National Semiconductor (TI) CS5535 Datasheet HTML 358Page - National Semiconductor (TI) CS5535 Datasheet HTML 359Page - National Semiconductor (TI) CS5535 Datasheet HTML 360Page - National Semiconductor (TI) CS5535 Datasheet HTML 361Page - National Semiconductor (TI) CS5535 Datasheet HTML 362Page - National Semiconductor (TI) CS5535 Datasheet HTML 363Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 359 / 555 page
background image
Revision 0.8
359
www.national.com
SMB Controller Register Descriptions (Continued)
5.11.1.6
SMB Control 2 (SMB_CTRL2)
This register enables/disables the functional block and determines the SMB clock rate.
5.11.1.7
SMB Control 3 (SMB_CTRL3)
This register enables/disables the functional block and determines the SMB clock rate.
SMB I/O Offset
05h
Type
R/W
Reset Value
00h
SMB_CTRL2 Register Map
76
54
32
10
SCLFRQ
EN
SMB_CTRL2 Bit Descriptions
Bit
Name
Description
7SCLFRQ
SMB_CLK Frequency. This field along with SMBCTL3 defines the SMB_CLK period
(low and high time) when the device serves as a bus master. The clock low and high
times are defined as follows:
tSCLl = tSCLh = 2*SCLFRQ*tCLK
where tCLK is the module input clock cycle.
SCLFRQ can be programmed to values in the range of 00010002 (810) through
11111112 (12710). Using any other value has unpredictable results.
The low and high time are generally equal unless two or more devices are driving the
SCL line.
6:0
EN
Enable.
0: SMB is disabled, all registers are cleared, and clocks are halted. In the SMBCST
register all bits are cleared except the TSDA bit, it reflects the value of SMB_DATA.
1: SMB is enabled.
SMB I/O Offset
06h
Type
R/W
Reset Value
00h
SMB_CTRL3 Register Map
76
54
32
10
SCLFRQ
EN
SMB_CTRL3 Bit Descriptions
Bit
Name
Description
7:0
SCLFRQ
SMB_CLK Frequency. This field along with SMBCTL2.SCLFRQ defines the
SMB_CLK period (low and high time) when the device serves as a bus master. The
clock low and high times are defined as follows:
tSCLl = tSCLh = 2*SCLFRQ*tCLK
where tCLK is the module input clock cycle.
The highest value that can be programmed into these two registers for lowest fre-
quency is FFFFh and the lowest value is 0008h.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com