| 전자부품 데이터시트 검색엔진 |
|
ST72C254G2 데이터시트(PDF) 101 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72C254G2 데이터시트(HTML) 101 Page - STMicroelectronics |
|
101 / 140 page ![]() ST72104G, ST72215G, ST72216G, ST72254G 101/140 FUNCTIONAL OPERATING CONDITIONS (Cont’d) Figure 56. High LVD Threshold Versus V DD and f OSC for ROM devices 2) Figure 57. Medium LVD Threshold Versus V DD and f OSC for ROM devices 2) Figure 58. Low LVD Threshold Versus VDD and fOSC for ROM devices 2)3) Notes: 1. LVD typical data are based on TA=25°C. They are given only as design guidelines and are not tested. 2. The minimum VDD rise time rate is needed to insure a correct device power-on and LVD reset. Not tested in production. 3. If the low LVD threshold is selected, when VDD falls below 3.2V, the device is guaranteed to be either functioning or under reset. fOSC [MHz] SUPPLY VOLTAGE [V] 16 8 0 2.5 3 3.5 4 4.5 5 5.5 FUNCTIONAL AREA DEVICE UNDER RESET IN THIS AREA FUNCTIONALITY NOT GUARANTEED IN THIS AREA VIT-≥3.85 fOSC [MHz] SUPPLY VOLTAGE [V] 16 8 0 2.5 3 VIT-≥3.5V 4 4.5 5 5.5 FUNCTIONAL AREA DEVICE UNDER RESET IN THIS AREA FUNCTIONALITY NOT GUARANTEED IN THIS AREA fOSC [MHz] SUPPLY VOLTAGE [V] 16 8 0 2.5 VIT-≥3.00V 3.5 4 4.5 5 5.5 FUNCTIONAL AREA DEVICE UNDER RESET IN THIS AREA FUNCTIONALITY NOT GUARANTEED IN THIS AREA |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |