![]() |
전자부품 데이터시트 검색엔진 |
|
HEF4070BF 데이터시트(PDF) 3 Page - NXP Semiconductors |
|
|
HEF4070BF 데이터시트(HTML) 3 Page - NXP Semiconductors |
3 / 3 page ![]() January 1995 3 Philips Semiconductors Product specification Quadruple exclusive-OR gate HEF4070B gates AC CHARACTERISTICS VSS = 0 V; Tamb =25 °C; CL = 50 pF; input transition times ≤ 20 ns VDD V SYMBOL TYP. MAX. TYPICAL EXTRAPOLATION FORMULA Propagation delays In → On 5 85 175 ns 58 ns + (0,55 ns/pF) CL HIGH to LOW 10 tPHL 35 75 ns 24 ns + (0,23 ns/pF) CL 15 30 55 ns 21 ns + (0,16 ns/pF) CL 5 75 150 ns 48 ns + (0,55 ns/pF) CL LOW to HIGH 10 tPLH 30 65 ns 19 ns + (0,23 ns/pF) CL 15 25 50 ns 17 ns + (0,16 ns/pF) CL Output transition times 5 60 120 ns 10 ns + (1,0 ns/pF) CL HIGH to LOW 10 tTHL 30 60 ns 9 ns + (0,42 ns/pF) CL 15 20 40 ns 6 ns + (0,28 ns/pF) CL 5 60 120 ns 10 ns + (1,0 ns/pF) CL LOW to HIGH 10 tTLH 30 60 ns 9 ns + (0,42 ns/pF) CL 15 20 40 ns 6 ns + (0,28 ns/pF) CL VDD V TYPICAL FORMULA FOR P ( µW) Dynamic power 5 1100 fi +∑ (foCL) × VDD2 where dissipation per 10 4900 fi +∑ (foCL) × VDD2 fi = input freq. (MHz) package (P) 15 14 400 fi +∑ (foCL) × VDD2 fo = output freq. (MHz) CL = load capacitance (pF) ∑ (foCL) = sum of outputs VDD = supply voltage (V) |
유사한 부품 번호 - HEF4070BF |
|
유사한 설명 - HEF4070BF |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |