전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST10F276 데이터시트(PDF) 213 Page - STMicroelectronics

부품명 ST10F276
상세설명  16-bit MCU with MAC unit, 832 Kbyte Flash memory and 68 Kbyte RAM
PDF  229 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F276 데이터시트(HTML) 213 Page - STMicroelectronics

Back Button ST10F276 Datasheet HTML 209Page - STMicroelectronics ST10F276 Datasheet HTML 210Page - STMicroelectronics ST10F276 Datasheet HTML 211Page - STMicroelectronics ST10F276 Datasheet HTML 212Page - STMicroelectronics ST10F276 Datasheet HTML 213Page - STMicroelectronics ST10F276 Datasheet HTML 214Page - STMicroelectronics ST10F276 Datasheet HTML 215Page - STMicroelectronics ST10F276 Datasheet HTML 216Page - STMicroelectronics ST10F276 Datasheet HTML 217Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 213 / 229 page
background image
ST10F276
Electrical characteristics
213/229
1
Partially tested, guaranteed by design characterization.
The following figures (Figure 57 to Figure 64) present the different configurations of external
memory cycle.
t38
CC
ALE falling edge to
Latched CS
– 4 –
t
A
6 –
t
A
– 4 –
t
A
6 –
t
A
ns
t39
SR
Latched CS low to
Valid Data In
–
16.5 +
t
C + 2tA
–
3TCL – 21+
t
C + 2tA
ns
t41
CC
Latched CS hold after
RD, WR
2 +
t
F
–
TCL – 10.5 +
t
F
–
ns
t82
CC
Address setup to
RdCS, WrCS
(with RW-delay)
14 +
2t
A
–
2TCL – 11 +
2t
A
–
ns
t83
CC
Address setup to
RdCS, WrCS
(no RW-delay)
2 +
2t
A
–
TCL –10.5 +
2t
A
–
ns
t46
SR
RdCS to Valid Data In
(with RW-delay)
–4 +
t
C
–
2TCL – 21 +
t
C
ns
t47
SR
RdCS to Valid Data In
(no RW-delay)
–
16.5 +
t
C
–
3TCL – 21 +
t
C
ns
t48
CC
RdCS, WrCS low time
(with RW-delay)
15.5 +
t
C
–
2TCL – 9.5 +
t
C
–
ns
t49
CC
RdCS, WrCS low time
(no RW-delay)
28 +
t
C
–
3TCL – 9.5 +
t
C
–
ns
t50
CC Data valid to WrCS
10 +
t
C
–
2TCL – 15 +
t
C
–
ns
t51
SR Data hold after RdCS
0–
0
–
ns
t53
SR
Data float after RdCS
(with RW-delay)
–
16.5 +
t
F
–
2TCL – 8.5 +
t
F
ns
t68
SR
Data float after RdCS
(no RW-delay)
–
4 +
t
F
–
TCL – 8.5 +
t
F
ns
t55
CC
Address hold after
RdCS, WrCS
– 8.5 +
t
F
–
– 8.5 +
t
F
–
ns
t57
CC Data hold after WrCS
2 +
t
F
–
TCL – 10.5
+ t
F
–
ns
1.
RW-delay and
t
A refer to the next following bus cycle.
2.
Read data is latched with the same clock edge that triggers the address change and the rising RD edge.
Therefore address changes which occur before the end of RD have no impact on read cycles.
Table 105.
Demultiplexed bus (continued)
Symbol
Parameter
FCPU = 40 MHz
TCL = 12.5ns
Variable CPU clock
1/2 TCL = 1 to 64 MHz
Min.
Max.
Min.
Max.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com