 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST10F269ZX 데이터시트(PDF) 163 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F269ZX 데이터시트(HTML) 163 Page - STMicroelectronics |
|
|
163 / 184 page  ST10F269 163/184 Notes: 1. RW-delay and t A refer to the next following bus cycle. 2. Read data are latched with the same clock edge that triggers the address change and the rising RD edge. Therefore address changes before the end of RD have no impact on read cycles. 3. Partially tested, guaranteed by design characterization. t48 CC RdCS, WrCS Low Time (with RW-delay) 21.25 + tC – 2TCL - 10 + tC –ns t49 CC RdCS, WrCS Low Time (no RW-delay) 36.875 + tC – 3TCL - 10 + tC –ns t50 CC Data valid to WrCS 17.25 + tC – 2TCL - 14 + tC –ns t51 SR Data hold after RdCS 0– 0 – ns t53 SR Data float after RdCS (with RW-delay) 3 – 21.25 + tF – 2TCL - 10 + tF ns t68 SR Data float after RdCS (no RW-delay) 3 –0 + tF –TCL - 10 + tF ns t55 CC Address hold after RdCS, WrCS -10 + tF – -10 + tF –ns t57 CC Data hold after WrCS 1.625 + tF –TCL - 14 + tF –ns Symbol Parameter Maximum CPU Clock = 32MHz Variable CPU Clock 1/2 TCL = 1 to 32MHz Unit Minimum Maximum Minimum Maximum |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
