전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32G473MB 데이터시트(PDF) 133 Page - STMicroelectronics

부품명 STM32G473MB
상세설명  Arm® Cortex®-M4 32-bit MCUFPU, up to 512 KB Flash, 170 MHz / 213 DMIPS, 128 KB SRAM, rich analog, math accelerator
PDF  229 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32G473MB 데이터시트(HTML) 133 Page - STMicroelectronics

Back Button STM32G473MB Datasheet HTML 129Page - STMicroelectronics STM32G473MB Datasheet HTML 130Page - STMicroelectronics STM32G473MB Datasheet HTML 131Page - STMicroelectronics STM32G473MB Datasheet HTML 132Page - STMicroelectronics STM32G473MB Datasheet HTML 133Page - STMicroelectronics STM32G473MB Datasheet HTML 134Page - STMicroelectronics STM32G473MB Datasheet HTML 135Page - STMicroelectronics STM32G473MB Datasheet HTML 136Page - STMicroelectronics STM32G473MB Datasheet HTML 137Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 229 page
background image
DS12712 Rev 5
133/229
STM32G473xB STM32G473xC STM32G473xE
Electrical characteristics
194
5.3.18
Analog-to-digital converter characteristics
Unless otherwise specified, the parameters given in Table 61 are preliminary values derived
from tests performed under ambient temperature, fPCLK frequency and VDDA supply voltage
conditions summarized in Table 17: General operating conditions.
Note:
It is recommended to perform a calibration after each power-up.
Table 61. ADC characteristics(1) (2)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
Analog supply
voltage
-1.62
-
3.6
V
VREF+
Positive
reference
voltage
VDDA ≥ 2 V
2
-
VDDA
V
VDDA < 2 V
VDDA
V
VREF-
Negative
reference
voltage
-VSSA
V
VCMIN
Input common
mode
Differential
(VREF++VREF-
)/2 - 0.18
(VREF+ +
VREF-)/2
(VREF+ + VREF-
)/2 + 0.18
V
fADC
ADC clock
frequency
Range 1, single
ADC operation
0.14
-
60
MHz
Range 2
-
-
26
Range 1, all ADCs
operation, single
ended mode
VDDA ≥ 2.7 V
0.14
-
52
Range 1, all ADCs
operation, single
ended mode
VDDA ≥ 1.62 V
0.14
-
42
Range 1, all ADCs
operation,
differential mode
VDDA ≥ 1.62 V
0.14
-
56
fs
Sampling rate,
continuous mode
For given
resolution and
sampling time
cycles (ts)
0.001
fADC / (sampling time
[cycles] + resolution [bits] +
0.5)
Msps
TTRIG
External trigger
period
Considering trigger
conversion latency
time (tLATR or
tLATRINJ)
--
1ms
-
Resolution =
12 bits,
fADC=60 MHz
tconv + [tLATR
or tLATRINJ]
-
VAIN (3)
Conversion
voltage range
-0
-
VREF+
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com