| 전자부품 데이터시트 검색엔진 |
|
STM32G473MB 데이터시트(PDF) 168 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32G473MB 데이터시트(HTML) 168 Page - STMicroelectronics |
|
168 / 229 page ![]() Electrical characteristics STM32G473xB STM32G473xC STM32G473xE 168/229 DS12712 Rev 5 Figure 36. SPI timing diagram - slave mode and CPHA = 0 tv(SO) Data output valid time Slave mode 2.7 V < VDD < 3.6 V Voltage Range V1 -9 12 ns Slave mode 1.71 V < VDD < 3.6 V Voltage Range V1 -9 18 Slave mode 1.71 V < VDD < 3.6 V Voltage Range V2 -13 22 tv(MO) Master mode - 3.5 4.5 th(SO) Data output hold time Slave mode 1.71 V < VDD < 3.6 V 6 - - Slave mode Range V2 9 - - th(MO) Master mode 2 - - 1. Guaranteed by characterization results. 2. The maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high-phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50%. Table 84. SPI characteristics(1) (continued) Symbol Parameter Conditions Min Typ Max(2) Unit MSv41658V1 NSS input CPHA=0 CPOL=0 CPHA=0 CPOL=1 MISO output MOSI input tsu(SI) th(SI) tw(SCKL) tw(SCKH) tc(SCK) tr(SCK) th(NSS) tdis(SO) tsu(NSS) ta(SO) tv(SO) Next bits IN Last bit OUT First bit IN First bit OUT Next bits OUT th(SO) tf(SCK) Last bit IN |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |