전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST10F273 데이터시트(PDF) 151 Page - STMicroelectronics

부품명 ST10F273
상세설명  16-bit MCU with 512 Kbyte Flash memory and 36 Kbyte RAM
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F273 데이터시트(HTML) 151 Page - STMicroelectronics

Back Button ST10F273 Datasheet HTML 147Page - STMicroelectronics ST10F273 Datasheet HTML 148Page - STMicroelectronics ST10F273 Datasheet HTML 149Page - STMicroelectronics ST10F273 Datasheet HTML 150Page - STMicroelectronics ST10F273 Datasheet HTML 151Page - STMicroelectronics ST10F273 Datasheet HTML 152Page - STMicroelectronics ST10F273 Datasheet HTML 153Page - STMicroelectronics ST10F273 Datasheet HTML 154Page - STMicroelectronics ST10F273 Datasheet HTML 155Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 179 page
background image
ST10F273
Electrical characteristics
151/179
Figure 44.
ST10F273 PLL jitter
24.8.10
PLL lock / unlock
During normal operation, if the PLL gets unlocked for any reason, an interrupt request to the
CPU is generated, and the reference clock (oscillator) is automatically disconnected from
the PLL input: in this way, the PLL goes into free-running mode, providing the system with a
backup clock signal (free running frequency Ffree). This feature allows to recover from a
crystal failure occurrence without risking to go in an undefined configuration: the system is
provided with a clock allowing the execution of the PLL unlock interrupt routine in a safe
mode.
The path between reference clock and PLL input can be restored only by a hardware reset,
or by a bidirectional software or watchdog reset event that forces the RSTIN pin low.
Note:
The external RC circuit on RSTIN pin shall be properly sized in order to extend the duration
of the low pulse to grant the PLL gets locked before the level at RSTIN pin is recognized
high: bidirectional reset internally drives RSTIN pin low for just 1024 TCL (definitively not
sufficient to get the PLL locked starting from free-running mode).
N (CPU clock periods)
200
400
±5
±1
800
600
1000
1200
1400
0
0
64MHz
±2
±3
±4
24MHz
40MHz
32MHz
16MHz
TJIT
Table 71.
PLL characteristics [VDD = 5V ± 10%, VSS = 0V, TA = –40°C to +125°C]
Symbol
Parameter
Conditions
Value
Unit
Min.
Max.
TPSUP
PLL start-up time (1)
Stable VDD and reference clock
–
300
µs
TLOCK
PLL lock-in time
Stable VDD and reference clock,
starting from free-running mode
–
250



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com