 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST10F273 데이터시트(PDF) 170 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F273 데이터시트(HTML) 170 Page - STMicroelectronics |
|
|
170 / 179 page  Electrical characteristics ST10F273 170/179 24.8.19 External bus arbitration VDD = 5V ± 10%, V SS = 0V, TA = -40°C to +125°C, CL = 50pF Figure 57. External bus arbitration (releasing the bus) 1. The ST10F273 will complete the currently running bus cycle before granting bus access. 2. This is the first possibility for BREQ to become active. 3. The CS outputs will be resistive high (pull-up) after t64. Table 80. External bus arbitration timings Symbol Parameter FCPU = 40 MHz TCL = 12.5 ns Variable CPU Clock 1/2 TCL = 1 to 64 MHz Min. Max. Min. Max. t61 SR HOLD input setup time to CLKOUT 18.5–18.5– ns t62 CC CLKOUT to HLDA high or BREQ low delay – 12.5 – 12.5 t63 CC CLKOUT to HLDA low or BREQ high delay – 12.5 – 12.5 t64 CC CSx release(1) 1. Partially tested, guaranteed by design characterization –20 – 20 t65 CC CSx drive – 415– 415 t66 CC Other signals release(1) –20 – 20 t67 CC Other signals drive – 4 15 – 4 15 t61 t63 t66 1) t64 1) 2) t62 3) CLKOUT HOLD HLDA BREQ Others CSx (P6.x) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
