전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32F412RGU6PTR 데이터시트(PDF) 113 Page - STMicroelectronics

부품명 STM32F412RGU6PTR
상세설명  Arm®-Cortex®-M4 32b MCUFPU, 125 DMIPS, 1MB Flash, 256KB RAM, USB OTG FS, 17 TIMs, 1 ADC, 17 comm. interfaces
PDF  201 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F412RGU6PTR 데이터시트(HTML) 113 Page - STMicroelectronics

Back Button STM32F412RGU6PTR Datasheet HTML 109Page - STMicroelectronics STM32F412RGU6PTR Datasheet HTML 110Page - STMicroelectronics STM32F412RGU6PTR Datasheet HTML 111Page - STMicroelectronics STM32F412RGU6PTR Datasheet HTML 112Page - STMicroelectronics STM32F412RGU6PTR Datasheet HTML 113Page - STMicroelectronics STM32F412RGU6PTR Datasheet HTML 114Page - STMicroelectronics STM32F412RGU6PTR Datasheet HTML 115Page - STMicroelectronics STM32F412RGU6PTR Datasheet HTML 116Page - STMicroelectronics STM32F412RGU6PTR Datasheet HTML 117Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 201 page
background image
DocID028087 Rev 7
113/201
STM32F412xE/G
Electrical characteristics
166
6.3.10
PLL characteristics
The parameters given in Table 45 and Table 46 are derived from tests performed under
temperature and VDD supply voltage conditions summarized in Table 16.
Table 45. Main PLL characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPLL_IN
PLL input clock(1)
-0.95(2)
12.10
MHz
fPLL_OUT
PLL multiplier output clock
-
24
-
100
MHz
fPLL48_OUT
48 MHz PLL multiplier output
clock
--
48
75
MHz
fVCO_OUT
PLL VCO output
-
100
-
432
MHz
tLOCK
PLL lock time
VCO freq = 100 MHz
75
-
200
µs
VCO freq = 432 MHz
100
-
300
Jitter(3)
Cycle-to-cycle jitter
System clock
100 MHz
RMS
-
25
-
ps
peak
to
peak
-
±150
-
Period Jitter
RMS
-
15
-
peak
to
peak
-
±200
-
Bit Time CAN jitter
Cycle to cycle at 1 MHz
on 1000 samples.
-
330
-
IDD(PLL)(4)
PLL power consumption on VDD
VCO freq = 100 MHz
VCO freq = 432 MHz
0.15
0.45
-
0.40
0.75
mA
IDDA(PLL)(4)
PLL power consumption on
VDDA
VCO freq = 100 MHz
VCO freq = 432 MHz
0.30
0.55
-
0.40
0.85
1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared
between PLL and PLLI2S.
2. Guaranteed by design, not tested in production.
3. The use of two PLLs in parallel could degraded the Jitter up to +30%.
4. Guaranteed by characterization, not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com