| 전자부품 데이터시트 검색엔진 |
|
STA381BWS 데이터시트(PDF) 115 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA381BWS 데이터시트(HTML) 115 Page - STMicroelectronics |
|
115 / 174 page ![]() DocID018937 Rev 7 115/174 STA381BWS Register description: Sound Terminal compatibility 7.3 Configuration register C (addr 0x02) 7.3.1 FFX compensating pulse size register Table 6: 7.4 Configuration register D (addr 0x03) 7.4.1 DSP bypass Setting the DSPB bit bypasses the EQ function of the STA381BWS. D7 D6 D5 D4 D3 D2 D1 D0 Reserved Reserved CSZ3 CSZ2 CSZ1 CSZ0 Reserved Reserved 10010111 Table 112. FFX compensating pulse size bits Bit R/W RST Name Description 2 R/W 1 CSZ0 When OM[1,0] = 11, this register determines the size of the FFX compensating pulse from 0 clock ticks to 15 clock periods. 3 R/W 1 CSZ1 4 R/W 1 CSZ2 5 R/W 0 CSZ3 Table 113. Compensating pulse size CSZ[3:0] Compensating pulse size 0000 0 ns (0 ticks) compensating pulse size 0001 20 ns (1 tick) clock period compensating pulse size …… 1111 300 ns (15 ticks) clock period compensating pulse size D7 D6 D5 D4 D3 D2 D1 D0 SME ZDE Reserved BQL PSL DSPB Reserved Reserved 00011000 Table 114. DSP bypass Bit R/W RST Name Description 2 R/W 0 DSPB 0: Normal operation 1: Bypass of biquad and bass/treble functions Obsolete Product(s) - Obsolete Product(s) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |