STA381BWS datasheet(150/174 Pages) STMICROELECTRONICS

150 / 174 page

STA381BWS

150/174

DocID018937 Rev 7

Two different behaviors can be configured by the VRESTG bit.

If VRESTG=’0’ the CxVR contribution will be applied immediately after the corresponding

I2C bits are written.

If VRESTG=’1’ the CxVR bits will be effective on channel volume only after the

corresponding CxVol register or master volume register is written (even to the previous

values).

Table 163. Extra volume resolution enable

7.19

PLL configuration registers (address 0x41; 0x42; 0x43; 0x44;

0x45; 0X46)

By default the STA381BWS is able to configure the embedded PLL automatically depending

on the MCS bits (reg 0x00). For certain applications and to provide flexibility to the user, a

manual PLL configuration can be used (setting PLL_DIRP to ‘1’).

VRESEN

VRESTG

Mode

Extra volume resolution disabled

Fine volume tuning enabled and applied immediately

Fine volume tuning enabled and applied when master or

channel volume is updated

PLL_FRAC[15:8]

00000000

PLL_FRAC[7:0]

00000000

PLL_DITH[1:0]

PLL_NDIV[5:0]

00000000

PLL_DPD

PLL_FCT

PLL_STB

PLL_STBBYP

PLL_IDIV(3:0)

00000000

Reserved

PLL_DIRP

PLL_PWD

PLL_BYP

OSC_PD

Reserved

BOOST32K

00000100

Reserved

BYPSTATE

PDSTATE

OSCOK

LOWCK

Obsolete

Product(s)

- Obsolete

Product(s)

STA381BWS 데이터시트(PDF) 150 Page - STMicroelectronics

STA381BWS 데이터시트(HTML) 150 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL