IS25LEG-RHLA2:P-TY datasheet(137/193 Pages) ISSI

부품명	IS25LEG-RHLA2:P-TY

상세설명	SERIAL FLASH MEMORY 166/133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE WITH ON-CHIP ECC

PDF	193 Pages

Scroll/Zoom	100%

제조업체	ISSI [Integrated Silicon Solution, Inc]

홈페이지	http://www.issi.com

Logo

137 / 193 page

IS25LE01GG

IS25WE01GG

Integrated Silicon Solution, Inc.- www.issi.com

137

Rev. A3

10/02/2025

Figure 8.92 FRQDTR Sequence In SPI Mode (EDh [EXTADD=1] or EEh, 4-byte address)

CE #

SCK

Instruction = EDh/EEh

CE #

SCK

4-byte Address

High Impedance

...

Mode 3

Mode 0

28 24 20

5 1

29 25 21

Data

Out

...

4 0

IO0

IO1

IO0

30 26 22

31 27 23

16 12 8

17 13 9

18 14 10

19 15 11

6 Dummy Cycles

IO2

IO3

IO1

IO2

IO3

6 2

7 3

5 1

4 0

6 2

7 3

5 1

4 0

6 2

7 3

5 1

4 0

6 2

7 3

5 1

4 0

6 2

7 3

5 1

4 0

6 2

7 3

5 1

4 0

6 2

7 3

5 1

4 0

6 2

7 3

5 1

4 0

6 2

7 3

5 1

4 0

6 2

7 3

Data

Out

Data

Out

Data

Out

Data

Out

Data

Out

Data

Out

Data

Out

Data

Out

Data

Out

5 1

4 0

6 2

7 3

Mode Bits

5 1

4 0

6 2

7 3

...

Notes:

1. If the mode bits=AXh (where X is don’t care), it can execute the AX read mode (without command). When the mode

bits are different from AXh, the device exits the AX read operation.

2. Number of dummy cycles depends on clock speed. Detailed information in Table 6.11 Read Dummy Cycles.

3. Sufficient dummy cycles are required to avoid I/O contention. If the number of dummy cycles and AX bits cycles

are same, then X should be Hi-Z.

IS25LEG-RHLA2:P-TY 데이터시트(PDF) 137 Page - Integrated Silicon Solution, Inc

IS25LEG-RHLA2:P-TY 데이터시트(HTML) 137 Page - Integrated Silicon Solution, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL