전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST7FOXK2 데이터시트(PDF) 190 Page - STMicroelectronics

부품명 ST7FOXK2
상세설명  8-bit MCU with single voltage Flash memory, SPI, I²C, ADC, timers
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7FOXK2 데이터시트(HTML) 190 Page - STMicroelectronics

Back Button ST7FOXK2 Datasheet HTML 186Page - STMicroelectronics ST7FOXK2 Datasheet HTML 187Page - STMicroelectronics ST7FOXK2 Datasheet HTML 188Page - STMicroelectronics ST7FOXK2 Datasheet HTML 189Page - STMicroelectronics ST7FOXK2 Datasheet HTML 190Page - STMicroelectronics ST7FOXK2 Datasheet HTML 191Page - STMicroelectronics ST7FOXK2 Datasheet HTML 192Page - STMicroelectronics ST7FOXK2 Datasheet HTML 193Page - STMicroelectronics ST7FOXK2 Datasheet HTML 194Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 190 / 226 page
background image
Electrical characteristics
ST7FOXF1, ST7FOXK1, ST7FOXK2
190/226
12.3
Operating conditions
12.3.1
General operating conditions
TA = -40 to +85 °C unless otherwise specified.
12.3.2
Operating conditions with Low Voltage Detector (LVD)
TA = -40 to 85 °C unless otherwise specified.
,
Table 69.
General operating conditions
Symbol
Parameter
Conditions
Min
Max
Unit
VDD
Supply voltage
fCPU = 8 MHz max.
4.5
5.5
V
fCPU
CPU clock frequency
4.5 V
≤ V
DD≤5.5 V
up to 8
MHz
Table 70.
Operating characteristics with LVD
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIT+(LVD)
Reset release threshold
(VDD rise)
3.9
4.2
4.5
V
VIT-(LVD)
Reset generation threshold
(VDD fall)
3.7
4.0
4.3
Vhys
LVD voltage threshold hysteresis
VIT+(LVD)-VIT-(LVD)
150
mV
VtPOR
VDD rise time rate
(1)(2)
1.
Not tested in production. The VDD rise time rate condition is needed to ensure a correct device power-on
and LVD reset release. When the VDD slope is outside these values, the LVD may not release properly the
reset of the MCU.
2.
Use of LVD with capacitive power supply: with this type of power supply, if power cuts occur in the
application, it is recommended to pull VDD down to 0 V to ensure optimum restart conditions. Refer to
circuit example in Figure 89 on page 207.
2
µs/V
IDD(LVD)
LVD current consumption
VDD = 5 V
80
140
µA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com