RZSLASHT2M datasheet(119/128 Pages) RENESAS

119 / 128 page

Table 2.47

Debug interface timing

Parameter

Symbol

Min.

Max.

Unit

Reference

figure

TCK cycle time

With an ICE connected

tTCKcyc

30*1

—

Figure 2.96

For use in BSCAN

—

TCK high pulse width

tTCKH

0.4

0.6

tTCKcyc

TCK low pulse width

tTCKL

0.4

0.6

tTCKcyc

TDI setup time

tTDIS

—

Figure 2.97

Output load:

30 pF

TDI hold time

tTDIH

—

TMS/SWDIO setup time

tTMSS

—

TMS/SWDIO hold time

tTMSH

—

SWDIO delay time

tSWDO

—

TDO delay time

With an ICE connected

tTDOD

—

For use in BSCAN

—

Capture register setup time

tCAPTS

—

Figure 2.98

Capture register hold time

tCAPTH

—

Update register delay time

tUPDATED

—

Trace clock cycle

tTCYC

—

Figure 2.99

Output load:

15 pF

Trace data delay

time

Trace clock: P18_6

tTDT

-2.3

3.3

Trace clock: P17_4

-2.5

3.0

Trace clock: P22_2

-1.0

4.2

Note 1. This value is the minimum cycle time for the normal operation of internal circuits.

The actual cycle time should be determined in consideration of the TCK capture edge timing and cable length of the connected ICE.

tTCKcyc

tTCKH

tTCKL

TCK

VIH

VIL

1/2 VCC33

VIH

Figure 2.96

TCK input timing

RZ/T2M Datasheet

2. Electrical Characteristics

R01DS0383EJ0130 Rev.1.30

Mar 13, 2026

Page 119 of 128

RZ/T2M 데이터시트(PDF) 119 Page - Renesas Technology Corp

RZ/T2M 데이터시트(HTML) 119 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL