| 전자부품 데이터시트 검색엔진 |
|
PSD813F2 데이터시트(PDF) 103 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD813F2 데이터시트(HTML) 103 Page - STMicroelectronics |
|
103 / 110 page ![]() PSD8XX Family PSD835G2 102 Symbol Parameter 1 Conditions Typical2 Max Unit CIN Capacitance (for input pins only) VIN = 0 V 4 6 pF COUT Capacitance (for input/output pins) VOUT = 0 V 8 12 pF CVPP Capacitance (for CNTL2/VPP)VPP = 0 V 18 25 pF NOTES: 1. These parameters are only sampled and are not 100% tested. 2. Typical values are for TA = 25°C and nominal supply voltages. TA = 25 °C, f = 1 MHz 14.0 Pin Capacitance 15.0 Figure 46. AC Testing Input/Output Waveform 16.0 Figure 47. AC Testing Load Circuit 17.0 Programming 3.0V 0V TEST POINT 1.5V DEVICE UNDER TEST 2.01 V 195 Ω C L = 30 pF (INCLUDING SCOPE AND JIG CAPACITANCE) Upon delivery from ST, the PSD835G2 device has all bits in the PLDs and memories in the “1” or high state. The configuration bits are in the “0” or low state. The code, configuration, and PLDs logic are loaded through the procedure of programming. Information for programming the device is available directly from ST. Please contact your local sales representative. (See the last page.) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |