| 전자부품 데이터시트 검색엔진 |
|
PSD511B1 데이터시트(PDF) 106 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD511B1 데이터시트(HTML) 106 Page - STMicroelectronics |
|
106 / 153 page ![]() PSD5XX Family 103 The Page Register is 4 bits wide and consists of four D flip flops.The outputs of the Register (PGR0 – PGR3) are connected to the input bus of the ZPLD. By including the four outputs as inputs to the DPLD, the addressing capability of the microcontroller is increased by a factor of 16. Figure 49 shows the Page Register block diagram. Inputs to the four flip flops are connected to data bus D0-D3. The output of the Register can be read by the microcontroller. The Register can operate as an independent register to the microcontroller if page mode is not implemented. Figure 49. Page Register DPLD RS0 GPLD PPLD ZPLD ES0 – 3 PGR0 PGR1 PGR2 PGR3 R/ W D0 D0 – D3 D1 D2 D3 Q0 Q1 Q2 Q3 PAGE REGISTER RESET The PSD5XX has a programmable security bit which offers protection from unauthorized duplication. When the security bit is set, the contents of the EPROM, the PSD5XX non-volatile configuration bits and ZPLD data are prevented from being read by EPROM programmers. The security bit is set through the PSDsoft Software and is embedded in the compiled output file. The security bit is UV erasable and a secured part can be erased and then re-programmed. 10.0 Page Register 11.0 Security Protection |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |