ST20-C1 datasheet(144/205 Pages) STMICROELECTRONICS

144 / 205 page

144/205

smacloop

short multiply accumulate loop

Code: 21 F6

Description: Multiply pairs of signed16-bit values and accumulate the products. On

entry Areg and Breg contain the addresses of arrays X and Y of 16-bit values and

Creg holds the initial 32-bit accumulator. On exit the accumulator is in Areg, while

Breg and Creg contain the next addresses in the X and Y arrays respectively. The X

values can be in a circular buffer whose address is exactly divisible by the size. The

loop count, buffer size, mode and scaling codes, held in the status register, may be set

by the

smacinit instruction.

Warning: This instruction is not interruptible. If interrupt latency is critical then a

similar result may be achieved by executing the instruction many times with small

counts. The result may not be the same, since rounding occurs at the end of the

instruction from the internal 48-bit accumulator to a 32-bit result.

Definition:

if (Statusoverflow)

Areg

′← max

else if (Statusunderflo w)

Areg

′← min

else if (

overflow)

{

Status

′

overflow ← set

Areg

′← max

}

else if (

underflow)

{

Status

′

underflo w ← set

Areg

′← min

}

else

{

Areg

′← acc >>

arith shift1

}

Breg

′← xaddress (Status

mac_count)

Creg

′← Breg + (2 × Status

mac_count)

where

acc = (Creg << shift1) + (1 << (shift1-1))

i=0..n-1[sixteen[xaddress(i )] × (sixteen[Breg + 2.i] << shift2)]

–

the value of acc is calculated to 48-bit precision

if (Statusmac_count = 0) n=256

ST20-C1 데이터시트(PDF) 144 Page - STMicroelectronics

ST20-C1 데이터시트(HTML) 144 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL