ST723217 datasheet(155/185 Pages) STMICROELECTRONICS

155 / 185 page

ST72321

155/185

EMC CHARACTERISTICS (Cont’d)

12.7.4 ESD Pin Protection Strategy

To protect an integrated circuit against Electro-

Static Discharge the stress must be controlled to

prevent degradation or destruction of the circuit el-

ements. The stress generally affects the circuit el-

ements which are connected to the pads but can

also affect the internal devices when the supply

pads receive the stress. The elements to be pro-

tected must not receive excessive current, voltage

or heating within their structure.

An ESD network combines the different input and

output ESD protections. This network works, by al-

lowing safe discharge paths for the pins subjected

to ESD stress. Two critical ESD stress cases are

presented in Figure 81 and Figure 82 for standard

pins and in Figure 83 and Figure 84 for true open

drain pins.

Standard Pin Protection

To protect the output structure the following ele-

ments are added:

– A diode to VDD (3a) and a diode from VSS (3b)

– A protection device between VDD and VSS (4)

To protect the input structure the following ele-

ments are added:

– A resistor in series with the pad (1)

– A diode to VDD (2a) and a diode from VSS (2b)

– A protection device between VDD and VSS (4)

Figure 81. Positive Stress on a Standard Pad vs. VSS

Figure 82. Negative Stress on a Standard Pad vs. VDD

VDD

VSS

(1)

(2a)

(2b)

(4)

OUT

VDD

VSS

(3a)

(3b)

Main path

Path to avoid

VDD

VSS

(1)

(2a)

(2b)

(4)

OUT

VDD

VSS

(3a)

(3b)

Main path

ST723217 데이터시트(PDF) 155 Page - STMicroelectronics

ST723217 데이터시트(HTML) 155 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL