| 전자부품 데이터시트 검색엔진 |
|
ST723217 데이터시트(PDF) 181 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST723217 데이터시트(HTML) 181 Page - STMicroelectronics |
|
181 / 185 page ![]() ST72321 181/185 15.3 FLASH REV “S” and ALL ROM DEVICES 15.3.1 External clock source with PLL External clock source is not supported with the PLL enabled. 15.3.2 LVD Startup behaviour When the LVD is enabled, the MCU reaches its authorized operating voltage from a reset state. However, in some devices, the reset state is re- leased when VDD is approximately between 0.8V and 1.5V. As a consequence, the I/Os may toggle when VDD is within this window. This may be an issue especially for applications where the MCU drives power components. Because Flash write access is impossible within this window, the Flash memory contents will not be corrupted. Figure 111. LVD Startup Behaviour 5V 1.5V VIT+ 0.8V LVD RESET V D D Window t |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |