 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST92141 데이터시트(PDF) 160 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92141 데이터시트(HTML) 160 Page - STMicroelectronics |
|
|
160 / 179 page  160/179 ST92141 - ELECTRICAL CHARACTERISTICS EXTERNAL INTERRUPT TIMING TABLE (VDD = 5V ± 10%, TA = –40°C to +85°C, CLoad = 50pF, fINTCLK = 25MHz, unless otherwise specified) Note: The value in the left hand column shows the formula used to calculate the timing minimum or maximum from the oscillator clock period. The value in the right hand two columns show the timing minimum and maximum for an internal clock at 25MHz (INTCLK). Measurement points are taken with reference to VIH-VIH for positive pulse and VIL-VIL for negative pulse (1) Formula guaranteed by design. Legend: Tck = INTCLK period = OSCIN period when OSCIN is not divided by 2; 2 x OSCIN period when OSCIN is divided by 2; OSCIN period x PLL factor when the PLL is enabled. EXTERNAL INTERRUPT TIMING N° Symbol Parameter Value (Note) Unit Formula(1) Min Max 1 TwINTLR Low Level Pulse Width in Rising Edge Mode ≥ Tck+10 50 ns 2 TwINTHR High Level Pulse Width in Rising Edge Mode ≥ Tck+10 50 ns 3 TwINTHF High Level Pulse Width in Falling Edge Mode ≥ Tck+10 50 ns 4 TwINTLF Low Level Pulse Width in Falling Edge Mode ≥ Tck+10 50 ns n=0,6 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
