| 전자부품 데이터시트 검색엔진 |
|
ST90R158 데이터시트(PDF) 140 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST90R158 데이터시트(HTML) 140 Page - STMicroelectronics |
|
140 / 190 page ![]() 140/190 ST90158 - SERIAL PERIPHERAL INTERFACE (SPI) SERIAL PERIPHERAL INTERFACE (Cont’d) Bit 2 = CPHA: Transmission Clock Phase. CPHA controls the relationship between the data on the SDI and SDO pins, and the clock signal on the SCK pin. The CPHA bit selects the clock edge used to capture data. It has its greatest impact on the first bit transmitted (MSB), because it does (or does not) allow a clock transition before the first data capture edge. Figure 74 shows the relation- ship between CPHA, CPOL and SCK, and indi- cates active clock edges and strobe times. Bit 1:0 = SPR[1:0]: SPI Rate. These two bits select one (of four) baud rates, to be used as SCK. Figure 74. SPI Data and Clock Timing CPOL CPHA SCK (in Figure 74) 0 0 1 1 0 1 0 1 (a) (b) (c) (d) SPR1 SPR0 Clock Divider SCK Frequency (@ INTCLK = 12MHz) 0 0 1 1 0 1 0 1 8 16 128 256 1500kHz 750kHz 93.75kHz 46.87kHz (T = 0.67 µs) (T = 1.33 µs) (T = 10.66 µs) (T = 21.33 µs) 9 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |