 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST92F120JR1T 데이터시트(PDF) 228 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92F120JR1T 데이터시트(HTML) 228 Page - STMicroelectronics |
|
|
228 / 320 page  228/320 I2C BUS INTERFACE EV5: EVF=1, SB=1, cleared by reading SR1 register followed by writing DR register. EV6: EVF=1, ADDTX=1, cleared by reading SR1 register followed by writing CR register (for example PE=1). EV7: EVF=1, BTF=1, cleared by reading SR1 register followed by reading DR register or when DMA is complete. EV8: EVF=1, BTF=1, cleared by reading SR1 register followed by writing DR register or when DMA is complete. EV9: EVF=1, ADD10=1, cleared by reading SR1 register followed by writing DR register. Figure 108. Event Flags and Interrupt Generation ADSL SB AF STOPF ARLO BERR ADD10 ADDTX ITE IERRM IERRP ERROR INTERRUPT REQUEST BTF=1 & TRA=0 Receiving DMA ITE IRXM IRXP DATA RECEIVED INTERRUPT REQUEST End Of Block or END OF BLOCK BTF=1 & TRA=1 ITE READY TO TRANSMIT INTERRUPT REQUEST or END OF BLOCK I2CSR1.EVF REOBP ITXM ITXP TEOBP Transmitting DMA End Of Block 9 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
