전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AT89C5132-ROTUL 데이터시트(PDF) 129 Page - ATMEL Corporation

부품명 AT89C5132-ROTUL
상세설명  USB Microcontroller with 64K Bytes Flash Memory
PDF  182 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C5132-ROTUL 데이터시트(HTML) 129 Page - ATMEL Corporation

Back Button AT89C5132-ROTUL Datasheet HTML 125Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 126Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 127Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 128Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 129Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 130Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 131Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 132Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 133Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 182 page
background image
129
4173E–USB–09/07
AT89C5132
Figure 19-12. Slave SPI Interrupt Policy Flows
19.4
Registers
Table 98. SPCON Register
SPCON (S:C3h) – SPI Control Register
SPI Initialization
Interrupt Policy
Enable Interrupt
ESPI =1
SPI Interrupt
Service Routine
Select Slave Mode
MSTR = 0
Select Format
Program CPOL & CPHA
Enable SPI
SPEN = 1
Get Status
Read SPSTA
Prepare New Transfer
Write Data in SPDAT
Get Data Received
Read SPDAT
Prepare Transfer
Write Data in SPDAT
7
6
5
4
3
2
1
0
SPR2
SPEN
SSDIS
MSTR
CPOL
CPHA
SPR1
SPR0
Bit Number
Bit
Mnemonic
Description
7
SPR2
SPI Rate Bit 2
Refer to Table 97 for bit rate description.
6
SPEN
SPI Enable Bit
Set to enable the SPI interface.
Clear to disable the SPI interface.
5
SSDIS
Slave Select Input Disable Bit
Set to disable SS in both master and slave modes. In slave mode this bit has no effect if
CPHA = 0.
Clear to enable SS in both master and slave modes.
4
MSTR
Master Mode Select
Set to select the master mode.
Clear to select the slave mode.
3
CPOL
SPI Clock Polarity Bit(1)
Set to have the clock output set to high level in idle state.
Clear to have the clock output set to low level in idle state.
2
CPHA
SPI Clock Phase Bit
Set to have the data sampled when the clock returns to idle state (see CPOL).
Clear to have the data sampled when the clock leaves the idle state (see CPOL).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com