ST72334J2TASLASHXXX datasheet(132/150 Pages) STMICROELECTRONICS

132 / 150 page

ST72334xx-Auto, ST72314xx-Auto, ST72124Jx-Auto

132/150

15.9 CONTROL PIN CHARACTERISTICS

15.9.1 Asynchronous RESET Pin

Subject to general operating conditions for VDD, fOSC, and TA unless otherwise specified.

Figure 89. Typical Application with RESET Pin 8)

Notes:

1. Unless otherwise specified, typical data is based on TA=25°C and VDD=5V.

2. Data based on characterization results, not tested in production.

3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.

4. The IIO current sunk must always respect the absolute maximum rating specified in Section 15.2.2 and the sum of IIO

(I/O ports and control pins) must not exceed IVSS.

5. The RON pull-up equivalent resistor is based on a resistive transistor (corresponding ION current characteristics de-

scribed in Figure 90). This data is based on characterization results, not tested in production.

6. To guarantee the reset of the device, a minimum pulse has to be applied to RESET pin. All short pulses applied on

RESET pin with a duration below th(RSTL)in can be ignored.

7. The reset network (the resistor and two capacitors) protects the device against parasitic resets, especially in a noisy

environments.

8. The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device

can be damaged when the ST7 generates an internal reset (LVD or watchdog).

Symbol

Parameter

Conditions

Min

Typ 1)

Max

Unit

VIL

Input low level voltage 2)

0.3xVDD

VIH

Input high level voltage 2)

0.7xVDD

Vhys

Schmitt trigger voltage hysteresis 3)

400

VOL

Output low level voltage 4)

(see Figure 91, Figure 92)

VDD=5V

IIO=+5mA

0.68

0.95

IIO=+2mA

0.28

0.45

RON

Weak pull-up equivalent resistor 5)

VIN=VSS

VDD=5V

Ω

VDD=3.4V

100

120

tw(RSTL)out Generated reset pulse duration

External pin or

internal reset sources

1/fSFOSC

µs

th(RSTL)in External reset pulse hold time

µs

tg(RSTL)in Filtered glitch duration

100

RESET

VDD

WATCHDOG RESET

ST72XXX

LVD RESET

INTERNAL

RON

0.1

µF

VDD

0.1

µF

VDD

4.7k

Ω

EXTERNAL

RESET

CIRCUIT 8)

RESET CONTROL

USER

ST72334J2TA/XXX 데이터시트(PDF) 132 Page - STMicroelectronics

ST72334J2TA/XXX 데이터시트(HTML) 132 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL