전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72334J2TA/XXX 데이터시트(PDF) 139 Page - STMicroelectronics

부품명 ST72334J2TA/XXX
상세설명  8-bit MCU for automotive with single voltage Flash/ROM memory, ADC, 16-bit timers, SPI, SCI interfaces
PDF  150 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72334J2TA/XXX 데이터시트(HTML) 139 Page - STMicroelectronics

Back Button ST72334J2TA/XXX Datasheet HTML 135Page - STMicroelectronics ST72334J2TA/XXX Datasheet HTML 136Page - STMicroelectronics ST72334J2TA/XXX Datasheet HTML 137Page - STMicroelectronics ST72334J2TA/XXX Datasheet HTML 138Page - STMicroelectronics ST72334J2TA/XXX Datasheet HTML 139Page - STMicroelectronics ST72334J2TA/XXX Datasheet HTML 140Page - STMicroelectronics ST72334J2TA/XXX Datasheet HTML 141Page - STMicroelectronics ST72334J2TA/XXX Datasheet HTML 142Page - STMicroelectronics ST72334J2TA/XXX Datasheet HTML 143Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 139 / 150 page
background image
ST72334xx-Auto, ST72314xx-Auto, ST72124Jx-Auto
139/150
15.12 8-BIT ADC CHARACTERISTICS
Subject to general operating conditions for VDD, fOSC, and TA unless otherwise specified.
Figure 97. Typical Application with ADC
Notes:
1. Unless otherwise specified, typical data is based on TA=25°C and VDD-VSS=5V. They are given only as design guide-
lines and are not tested.
2. When VDDA and VSSA pins are not available on the pinout, the ADC refer to VDD and VSS.
3. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 10k
Ω). Data
based on characterization results, not tested in production.
4. The stabilization time of the AD converter is masked by the first tLOAD. The first conversion after the enable is then
always valid.
Symbol
Parameter
Conditions
Min
Typ 1)
Max
Unit
fADC
ADC clock frequency
4
MHz
VAIN
Conversion range voltage 2)
VSSA
VDDA
V
RAIN
External input resistor
10 3)
k
Ω
CADC
Internal sample and hold capacitor
6
pF
tSTAB
Stabilization time after ADC enable
fCPU=8MHz, fADC=4MHz
0 4)
µs
tADC
Conversion time (Sample+Hold)
3
- Sample capacitor loading time
- Hold conversion time
4
8
1/fADC
AINx
ST72XXX
CIO
~2pF
VDD
IL
±1µA
VT
0.6V
VT
0.6V
VAIN
RAIN
VDDA
VSSA
0.1µF
VDD
ADC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com