| 전자부품 데이터시트 검색엔진 |
|
M38041F1HKP 데이터시트(PDF) 109 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M38041F1HKP 데이터시트(HTML) 109 Page - Renesas Technology Corp |
|
109 / 116 page ![]() Rev.1.01 Jan 25, 2005 page 109 of 114 REJ03B0131-0101Z 3804 Group (Spec. H) Note: When the P45/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is “0”. Table 31 Switching characteristics (VCC = 2.7 to 5.5 V, VSS = 0V, Ta = –20 to 85 °C, unless otherwise noted) Limits ns ns ns ns ns ns ns ns ns ns ns ns ns Parameter Max. 140 200 350 30 35 40 30 35 40 200 250 300 30 35 40 30 35 40 30 35 40 Symbol Unit Typ. 0 0 0 10 12 15 10 12 15 Min. tC(SCLK1)2-30, tC(SCLK3)/2-30 tC(SCLK1)2-35, tC(SCLK3)/2-35 tC(SCLK1)2-40, tC(SCLK3)/2-40 tC(SCLK1)2-30, tC(SCLK3)/2-30 tC(SCLK1)2-35, tC(SCLK3)/2-35 tC(SCLK1)2-40, tC(SCLK3)/2-40 -30 -30 -30 tC(SCLK2)/2-160 tC(SCLK2)/2-200 tC(SCLK2)/2-240 tC(SCLK2)/2-160 tC(SCLK2)/2-200 tC(SCLK2)/2-240 4.5 ≤VCC≤5.5 V 4.0 ≤VCC<4.5 V 2.7 ≤VCC<4.0 V 4.5 ≤VCC≤5.5 V 4.0 ≤VCC<4.5 V 2.7 ≤VCC<4.0 V 4.5 ≤VCC≤5.5 V 4.0 ≤VCC<4.5 V 2.7 ≤VCC<4.0 V 4.5 ≤VCC≤5.5 V 4.0 ≤VCC<4.5 V 2.7 ≤VCC<4.0 V 4.5 ≤VCC≤5.5 V 4.0 ≤VCC<4.5 V 2.7 ≤VCC<4.0 V 4.5 ≤VCC≤5.5 V 4.0 ≤VCC<4.5 V 2.7 ≤VCC<4.0 V 4.5 ≤VCC≤5.5 V 4.0 ≤VCC<4.5 V 2.7 ≤VCC<4.0 V 4.5 ≤VCC≤5.5 V 4.0 ≤VCC<4.5 V 2.7 ≤VCC<4.0 V 4.5 ≤VCC≤5.5 V 4.0 ≤VCC<4.5 V 2.7 ≤VCC<4.0 V 4.5 ≤VCC≤5.5 V 4.0 ≤VCC<4.5 V 2.7 ≤VCC<4.0 V 4.5 ≤VCC≤5.5 V 4.0 ≤VCC<4.5 V 2.7 ≤VCC<4.0 V 4.5 ≤VCC≤5.5 V 4.0 ≤VCC<4.5 V 2.7 ≤VCC<4.0 V 4.5 ≤VCC≤5.5 V 4.0 ≤VCC<4.5 V 2.7 ≤VCC<4.0 V Serial I/O1, serial I/O3 clock output “H” pulse width Serial I/O1, serial I/O3 clock output “L” pulse width Serial I/O1, serial I/O3 output delay time (Note) Serial I/O1, serial I/O3 output valid time (Note) Serial I/O1, serial I/O3 rise time of clock output Serial I/O1, serial I/O3 fall time of clock output Serial I/O2 clock output “H” pulse width Serial I/O2 clock output “L” pulse width Serial I/O2 output delay time Serial I/O2 output valid time Serial I/O2 fall time of clock output CMOS rise time of output (Note) CMOS fall time of output (Note) tWH(SCLK1) tWH(SCLK3) tWL(SCLK1) tWL(SCLK3) td(SCLK1-TxD1) td(SCLK3-TxD3) tV(SCLK1-TxD1) tV(SCLK3-TxD3) tr(SCLK1) tr(SCLK3) tf(SCLK1) tf(SCLK3) tWH(SCLK2) tWL(SCLK2) td(SCLK2-SOUT2) tV(SCLK2-SOUT2) tf(SCLK2) tr(CMOS) tf(CMOS) Test conditions Fig. 93 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |